# Energy Optimization for Data Allocation With Hybrid SRAM+NVM SPM

Yan Wang, Kenli Li, Senior Member, IEEE, Jun Zhang, and Keqin Li, Fellow, IEEE

Abstract—The gradually widening disparity in the speed of the 1 CPU and memory has become a bottleneck for the development 2 of chip multiprocessor (CMP) systems. Increasing penalties 3 caused by frequent on-chip memory access have raised critical 4 challenges in delivering high memory access performance with 5 tight energy and latency budgets. To overcome the memory wall 6 and energy wall issues, this paper adopts CMP systems with 7 hybrid scratchpad memories (SPMs), which are configured from 8 SRAM and nonvolatile memory. Based on this architecture, we 9 propose two novel algorithms, i.e., energy-aware data alloca-10 tion (EADA) and balancing data allocation to energy and write 11 operations (BDAEW), to perform data allocation to different 12 memories and task mapping to different cores, reducing energy 13 consumption and latency. We evaluate the performance of our 14 proposed algorithms by comparison with a parallel solution that 15 is commonly used to solve data allocation and task scheduling 16 problems. Experiments show the merits of the hybrid SPM 17 architecture over the traditional pure memory system and the 18 effectiveness of the proposed algorithms. Compared with the 19 AGADA algorithm, the EADA and BDAEW algorithms can 20 21 reduce energy consumption by 23.05% and 19.41%, respectively.

Index Terms—Data allocation, energy consumption,
 nonvolatile memory, write operations.

Manuscript received December 5, 2016; revised May 4, 2017 and June 4, 2017; accepted June 22, 2017. This work was supported in part by the Key Program of National Natural Science Foundation of China under Grant 61432005, in part by the National Outstanding Youth Science Program of National Natural Science Foundation of China under Grant 61625202, in part by the International (Regional) Cooperation and Exchange Program of National Natural Science Foundation of China under Grant 61625202, in part by the National Natural Science Foundation of China under Grant 6161146006, in part by the National Natural Science Foundation of China under Grant 61370095 and Grant 61472124, in part by the International Science & Technology Cooperation Program of China under Grant 2015DFA11240, in part by the National Key R&D Program of China under Grant 2016YFB0201402 and Grant 2016YFB0201303, and in part by the Innovation Team Project of Guangdong Province University under Grant 2016KCXTD017. This paper was recommended by Associate Editor A. Sangiovanni Vincentelli. (*Corresponding author: Kenti Li.*)

Y. Wang is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the College of Computer Science and Educational Software, Guangzhou University, Guangzhou, China (e-mail: bessie11@yeah.net).

K. Li is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the National Supercomputing Center in Changsha, Changsha, China (e-mail: lkl@hnu.edu.cn).

J. Zhang is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the Department of Electrical and Computer Engineering, New York University, New York City, NY USA (e-mail: jeffjunzhang@gmail.com).

K. Li is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the Department of Computer Science, State University of New York, New Paltz, NY 12561 USA (e-mail: lik@newpaltz.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2017.2720678

I. INTRODUCTION

**B**ECAUSE the performance gap between the CPU and memory is expanding, energy consumption has become 25 26 more important and received extensive attention in chip 27 multiprocessor (CMP) systems. To bridge the performance 28 gap, solutions adopt the SRAM cache as on-chip memory. 29 SRAM caches have facilitated the layered memory hierarchy 30 and improved memory performance. However, SRAM caches 31 account for up to 25%-50% of the overall CMP's energy 32 consumption and do not guarantee predictability of cache 33 misses [2]. Therefore, it is desirable to integrate NVM like 34 flash memory or phase change memory (PCM) for CMP 35 systems because it is nonvolatile and consumes less energy 36 than SRAM. For instance, if a 4GB SRAM on-chip memory 37 is replaced by a 4GB NVM, 65% of energy consumption 38 can be saved in intensive write access on CMP systems [31]. 39 The disadvantages of NVM are explicit. First, the speed 40 and cost of read operations and write operations in NVMs 41 are asymmetric. Second, there is a maximum number of 42 write operations that NVM can perform. Third, memory 43 access in NVM is slower than in SRAM. Considering the 44 properties of DRAM and PRAM, in this paper, we utilize 45 a hybrid on-chip memory composed of a SRAM and a 46 NVM to achieve energy-efficient CMP systems. With hybrid 47 on-chip memory, a substantial performance gain is achieved 48 by the proposed techniques, while consuming less energy and 49 extending the lifetime of NVMs. 50

To develop alternative energy-efficient techniques, in this 51 paper, the hybrid on-chip memory uses a software controllable 52 hybrid Scratch-Pad memory (SPM). SPM has been widely 53 employed in CMP systems to replace the hardware-controlled 54 cache [10], [20]. This is because SPM has three major 55 advantages compared with the cache. First, SPM is directly 56 addressing and does not need the comparator and tag SRAM. 57 Second, SPM generally guarantees the single-cycle access 58 latency. Third, SPM is purely managed by software, either 59 directly via the application program or through the automated 60 compiler support [19]. To efficiently manage SPMs, in this 61 paper, we use compiler-analyzable data access patterns to 62 strategically allocate data. The proposed technique benefits 63 energy consumption while minimizing performance degrada-64 tion and endurance caused by the physical limitation of NVM. 65

When an application with data dependencies is executed on a CMP system with hybrid SPMs, the following problems cannot be overlooked, i.e., reducing energy consumption, improving the endurance of NVM (reducing the number of write operations), and minimizing scheduling time. In this

1549-8328 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

paper, we reconsider the variable partitioning problem of a 71 DSP application on CMP systems with hybrid SPMs. Unfortu-72 nately, different objectives may conflict in this hybrid memory 73 architecture. For example, placing data in NVM can reduce 74 energy consumption but may lead to more writes to NVM, 75 which shortens system lifetime and degrades performance. 76 Therefore, techniques are proposed to address the trade-offs 77 between low energy consumption and the performance and 78 endurance degradation caused by write activities on an NVM. 79 These improvements are achieved through the following novel 80 contributions of this paper. 81

We first propose a data allocation algorithm for single
 core systems to reduce energy consumption while
 controlling the number of write operations
 on NVM.

Then, we propose two novel algorithms, i.e., EADA and 86 BDAEW, for CMP systems with hybrid SPMs to solve the 87 energy optimization problems of data allocation and task 88 scheduling. The two algorithms generate a well-planned 89 data allocation and task scheduling scheme so that all 90 requirements can be met and the total energy consumption 91 can be minimized while reducing the number of write 92 operations on NVM. 93

Experimental results show that our proposed algorithms per-94 form better than parallel solutions [5]. On average, reduction 95 in the total energy consumption of the EADA and BDAEW 96 algorithms is 16.44% and 27.8% compared to parallel solu-97 tions. The number of write operations on NVM can be reduced 98 greatly by EADA and BDAEW algorithms. This means the 99 lifetime of NVM can be prolonged. If the original life of NVM 100 is 5 years, our proposed techniques can extend the life of NVM 101 to at least 12 years. 102

The remainder of this paper is organized as follows. 103 Section II reviews related work. In Section III, we present 104 our CMP with hybrid SPMs architecture and computational 105 model. In Section IV, we use an example for illustration. In 106 Section V, we first propose a data allocation approach for a 107 single core system, and then propose two heuristic algorithms 108 to solve the energy optimization problem of data allocation 109 and task scheduling on CMP systems. In Section VI, we 110 evaluate and analyze our techniques compared with the parallel 111 solution. Section VII concludes this paper and discusses future 112 113 work.

114

## II. RELATED WORK

Numerous sophisticated SPM data allocation and 115 management techniques have been proposed to reduce energy 116 consumption or improve performance. Wang et al. [27] 117 presented algorithms for WCET-aware energy-efficient 118 static data allocation on SPM, i.e., selectively allocating 119 data variables to SPM to minimize program's energy 120 consumption, while respecting a given WCET upper bound. 121 Udayakumaran et al. [22], proposed a heuristic algorithm 122 to allocate global and stack data for SPMs to minimize 123 allocation cost. Udayakumaran and Barua [21] proposed a 124 dynamic data allocation method for allocating heap data on 125 SPMs to improve performance. The above techniques target 126 SPMs consisting of pure SRAM. None of the techniques 127

above can apply to the architecture in this paper when integrating the lifetime issues of NVM.

128

129

Many data allocation techniques have also been proposed 130 to extend the lifetime of the NVM-based memory subsystem, 131 while reducing energy consumption and improving overall 132 system performance [13], [14], [17], [28]. Monazzah et al. [16] 133 presented algorithms for fault-tolerant data allocation on 134 hybrid SPM that consist of NVM and SRAM, protected 135 with error-correcting code (ECC), and parity. Qiu et al. [18] 136 proposed a novel genetic algorithm to solve the data allocation 137 problem of heterogeneous SPM with SRAM and NVMs. 138 Dhiman et al. [7] proposed an architecture and system policy 139 for managing a hybrid SRAM+PRAM memory. Hu et al. [9] 140 considered a hybrid SPM configuration consisting of SRAM 141 and PCM-based NVM, and presented a dynamic data 142 allocation algorithm for reducing write operations on NVM 143 by preferentially allocating read-intensive data variables 144 into NVM, and write-intensive data variables into SRAM. 145 Wang et al. [27] considered a multitasking system with hybrid 146 main memory consisting of PCM and DRAM, and addressed 147 the problem of partitioning and allocating data variables to 148 minimize average power consumption while guaranteeing 149 schedulability. In this paper, we address the data allocation 150 problem for CMP systems with hybrid SPM architecture 151 by proposing novel scheduling algorithms. The goal is to 152 reduce the energy consumption and extend the lifetime of 153 the NVMs. 154

Due to the influence of task scheduling on system perfor-155 mance, data allocation problems have been extensively studied 156 to incorporate task scheduling. Various heuristic algorithms 157 were proposed in [1], [4], [12], [14], [23], [24], [29], and [30]. 158 These works mainly focus on optimizing the performance of 159 a system, where the algorithms provide quality solutions to 160 minimize the application's total execution time. Together with 161 the increasing demand for high-performance CMP systems, the 162 energy consumption problem has also become more impor-163 tant and attracts extensive attention. Banikazemi et al. [3] 164 proposed a novel low-overhead, user-level meta-schedule to 165 improve both system performance and energy consumption. 166 Wang et al. [26] proposed an optimal ILP based algorithm, 167 and two heuristic algorithms, TAC-DA and TRGS algorithms, 168 to solve heterogeneous data allocation and task scheduling 169 problems; minimizing energy consumption and satisfying the 170 time constraint. Their methods achieve a well-planned data 171 allocation and task scheduling approach. However, the data 172 allocation and task scheduling problem in CMP with hybrid 173 SPMs differs from existing data allocation problems for non-174 uniform memory access architectures, since the write and 175 read operations to one component of the architectures are 176 asymmetric, and it is desirable to avoid writes to that com-177 ponent. Compared with the above approaches, this paper has 178 several unique aspects. First, we target the CMP embedded 179 systems with hybrid SRAM+NVM SPMs to solve the energy 180 optimization problem of data allocation and task scheduling. 181 Second, we propose several novel algorithms to obtain a well-182 planned data allocation and task scheduling approach such that 183 the overall performance can be improved while reducing total 184 energy consumption. 185



Fig. 1. (a) An architecture model (b) SPM architecture.

TABLE I TIME AND ENERGY CONSUMPTION FOR ACCESS TO DIFFERENT MEMORIES

Op	I	LS	ŀ	S LN		R	Ν	DM		
	Ti	En	Ti	En	Ti	En	Ti	En	Ti	En
read	1	5	2	10	2	1	4	2	60	60
write	1	5	3	12	6	6	12	13	60	60

### 186

## III. THE MODEL

#### A. Architecture Model 187

In this paper, we target the embedded chip multi-cores 188 with hybrid local memories. As shown in Figure 1, the 189 architecture model consists of a set of connected homogeneous 190 cores denoted by  $core = \{core_1, core_2, \dots, core_n\}$ , where 191 n is the number of homogeneous cores. Each core is tightly 192 coupled with an on-chip local memory composed of a SRAM 193 and a NVM. The SRAM and NVM of each core  $core_i$  are 194 denoted by  $M_{2i-1}$  and  $M_{2i}$ . All cores share a DRAM main 195 memory with large capacity. Each core can access its own local 196 memory and other cores' local memories. We call core access 197 from local memory local access, while access from an SPM 198 held by another core is referred as remote access. Generally, 199 remote access is supported by an on-chip interconnect and 200 all cores access the off-chip DRAM through a shared bus. 201 The IBM CELL processor, which includes a multi-channel 202 ring structure to allow communication between any two cores 203 without intervention from other cores, is an example that 204 adopts this architecture. We can safely assume that the data 205 transfer cost between cores is constant. Local access is faster 206 and consumes less energy than remote access while accessing 207 the off-chip DRAM incurs the longest latency and consumes 208 the most energy. Table I, which is introduced from [18], 209 shows the time and energy consumption for access to different 210 memories. In the table, the columns of "LS", "RS", "LN", 211 "RN", and "DM" indicates the memory access cost to local 212 SRAM, remote SRAM, local NVM, remote NVM, and off-213 chip DRAM. "Ti" and "En" are time and energy consumption. 214 It is important to note that the hybrid local memories 215 in the architecture model can not be pure caches because 216 issues such as cache consistency and cache conflict are not 217 considered. In this paper, the architecture employs SPMs 218 as on-chip local memories. To make hybrid SPMs possible, 219 researchers proposed several hybrid hardware/software support 220 SPMs [6], [15]. For example, [18] employs hybrid SPMs com-221 posed of a SRAM and two NVM to study cost optimization 222 incurred by data allocation. [8] explores hybrid nonvolatile 223



Fig. 2. An input DAG. (a) Precedence constraints among tasks, (b) The input data and output data of each task. (c) An MDFG combined tasks with data.

SPM architectures. In a hybrid SPM, SRAM and NVM share the same address space with the main memory. The CPU can load data from both of them directly.

As shown in Figure 1(b), the hybrid SPM can be fabricated 227 with 3-D chips because 3-D integration is a feasible and 228 promising approach to fabricating the hybrid SPM [8]. In 3-D 229 chips, multiple active device layers are stacked together with 230 short and fast vertical interconnects. For fabrication, SRAM 23 can be fitted into the same layer as the core and NVM can 232 be fitted into a separate layer, so that designers can take full 233 advantage of the attractive benefits that NVM provides. 234

## B. Computational Model

In this subsection, we describe the memory access data flow 236 graph (MDFG), which is used to model an application to be 237 executed on the target embedded chip multiprocessors. Before 238 we formally describe the MDFG model, we first introduce a 239 *directed acyclic graph* (DAG) model as shown in Figure 2(a). 240 In this paper, we use a DAG as a description of a given input 241 graph. 242

Definition 1: A DAG is a node-weighted directed graph 243 represented by G = (V, E, D, in, out, Nr, Nw), where 244  $V = \{v_1, v_2, \dots, v_N\}$  is a set of task nodes, and  $E \subseteq V \times V$ 245 is a set of edges that describe the precedence constraints 246 among nodes in V. D is a set of data.  $in(v_i) \subseteq D$  is 247 a set of input data of task  $v_i$ , and  $out(v_i) \subseteq D$  is a 248 set of output data of task  $v_i$ .  $Nr(v_i)$  is used to represent 249 the read number of task  $v_i$  for different input data, i.e., 250  $Nr(v_i) = (nr_1(i), nr_2(i), \dots, nr_n(i))$ , where  $nr_h(i)$  denotes 251 the read time of  $v_i$  for input data h.  $Nw(v_i)$  is used to 252 represent the write number of task  $v_i$  for different output data, 253 i.e.,  $Nw(v_i) = (nw_1(i), nw_2(i), \dots, nw_n(i))$ , where  $nw_h(i)$ 254 denotes the write time of  $v_i$  for output data h. 255

If we treat a memory access operation as a node, we 256 can redefine a DAG to obtain a memory access data flow 257 graph (MDFG) defined as the following. 258

Definition 2: An MDFG is a node-weighted directed 259 graph by  $G' = (V_1, V_2, E, D, var, Nr, Nw, P, M)$ , where 260  $V_1 = \{v_1, v_2, \ldots, v_{N_1}\}$  is a set of  $N_1$  task nodes, and 261  $V_2 = \{u_1, u_2, \dots, u_{N_2}\}$  is a set of  $N_2$  memory access 262

224

225

226

operation nodes.  $E \subseteq V \times V$  ( $V = V_1 \mid V_2$ ) is a set of 263 edges. An edge  $(\mu, \nu) \in E$  represents the dependency between 264 node  $\mu$  and node  $\nu$ , indicating that task or operation  $\mu$  has 265 to be executed before task or operation v. D is a set of 266 data. var :  $V_1 \times V_2 \times D \rightarrow \{\text{true, false}\}$  is a binary 267 function, where  $var(v_i, u_l, h)$  denotes whether the memory 268 access operation  $u_1 \in V_2$  is transmitting datum  $h \in D$  for task 269  $v_i \in V_1$ .  $Nr(v_i, h) = nr_h(i)$  is the read time of task  $v_i$  for his 270 input data h.  $Nw(v_i, h) = nw_h(i)$  is the write time of task  $v_i$ 271 for his output data h.  $P = \{core_1, core_2, \dots, core_n\}$  is a set 272 of cores, and  $M = \{M_1, M_2, \dots, M_{2n}\}$  is a set of on-chip 273 memories. The SRAM and NVM of each core  $core_i$  denoted 274 by  $M_{2i-1}$  and  $M_{2i}$ , respectively. 275

An example of MDFG from DAG is shown in Figure 2. 276 In the example, Figure 2(a) shows the DAG, there are 277 Ν = 4 tasks, i.e.,  $v_1, v_2, v_3, v_4$ . Figure 2(a) shows the 278 precedence constraints among the tasks. The data set is 279  $D = \{A, B, C, D, E, F, G, H\}$ , and Figure 2(b) shows the 280 input data and output data of each task. For example, task a 281 reads input data A and B before it is started, and writes 282 output data D after it is finished. If we treat a memory access 283 operation as a node, we can obtain an MDFG from the DAG 284 is shown in Figure 2(c), where we have  $N_1 = 4$  task nodes 285 and  $N_2 = 13$  memory access operation nodes. For example, 286 the node 1 is memory access operation node and represents 287 reading data A. 288

### 289 C. Problem Definition

Assume that we are given a multi-core systems with *n* cores, 290 where each core is integrated with a SPM which consists 291 of a SRAM and a NVM. The access time and energy con-292 sumption of each processor in accessing a unit data from 293 different memories are known in advance. The capacity of 294 each core's SRAM and NVM is also known in advance. 295 The energy optimization problem of data allocation and task 296 scheduling can be defined as follows: Given an DAG G =297 (V, E, D, in, out, Nr, Nw), we treat a memory access oper-298 ation as a node and reconstruct the DAG to obtain an MDFG 299  $G' = (V_1, V_2, E, D, var, Nr, Nw, P, M)$ . The objectives of 300 an energy optimization problem of data allocation and task 301 scheduling are to find (1) a data allocation Mem:  $D \longrightarrow M$ , 302 where  $Mem(h) \in M$  is the memory to store  $h \in D$ ; (2) a 303 task assignment A:  $V_1 \longrightarrow P$ , where  $C(v_i)$  is the core to 304 execute task  $v_i \in V_1$ , such that the total energy consumption 305 can be minimized, the write operations on NVM can be 306 reduced, and the scheduling length can be shortened. In this 307 problem, we assume each core can access SRAM and NVM 308 in its local SPM, every remote SPM, and off-chip DRAM 309 with different time and energy consumption. The time and 310 energy consumption of access to different memories is given 311 in Table I. The *objective function* of the target problem is 312 described as: 313

Objective 1: Energy consumption is minimized. For each available assignment of data, we obtain the number of local read operations  $N_{lr}$ , local write operations  $N_{lw}$ , remote read operations  $N_{rr}$ , and remote write operations  $N_{rw}$ ; the corresponding energy consumption is indicated as  $E_{lr}$ ,  $E_{lw}$ ,  $E_{rr}$ , and  $E_{rw}$ ; the energy consumption of each data can be formulated as follows. 320

$$E_h = N_{lr}(h) \times E_{lr} + N_{lw}(h) \times E_{lw}$$
<sup>321</sup>

$$+ N_{rr}(h) \times E_{rr} + N_{rw}(h) \times E_{rw} \quad (1) \quad {}_{322}$$

However, the above equation does not consider the case that  $_{323}$ data *h* is allocated in main memory. If one data *h* is allocated  $_{324}$ in main memory, we would use the following equation to  $_{325}$ compute the energy consumption:  $_{326}$ 

$$E_h = (total_r + total_w) \times E_{dm} \tag{2}$$

where  $total_r$  and  $total_{w}$  are the total number of read operations and write operations of data h, respectively.  $E_{dm}$  is the energy consumption when an access operation takes place in main memory.

Given the energy consumption of each task  $E_{vi}$ , the total energy consumption of a MDFG can be formulated as: 333

$$E_{total} = \sum_{vi \in V_1} E_{vi} + \sum_{h \in D} E_h \tag{3}$$

*Objective 2:* The number of write operations on NVM is minimized. For each NVM, the number of write operations can be formulated as:

$$N_{NVM}(i) = \sum_{M(h)=M_i, i=2k} (N_{lw}(h) + N_{rw}(h))$$
 (4) 338

The NVM of each core is denoted by  $M_{2k}$ , where *k* is the id of the corresponding cores. The total number of write operations on NVM is: 341

$$TN_{NVM} = \sum_{M_i, i=2k} (N_{NVM}(i)).$$
 (5) 342

343

## IV. MOTIVATION EXAMPLE

In this section, we use an example to illustrate the 344 effectiveness of our proposed algorithms. The example of 345 MDFG application in Figure 2 is executed on a two-core 346 system. As shown in Figure 1, each core is equipped with 347 a hybrid local memory, composed of a SRAM and an 348 NVM. The access latency and energy consumption of the 349 target two-core system are shown in Table I. Based on the 350 dependency constraints in the MDFG shown in Figure 2, 351 two solutions of data allocation and tasks scheduling are 352 generated by two compared algorithms shown in Figure 3. 353

Figure 3(a) shows a schedule generated by parallel solu-354 tion [5]. Conventionally, the parallel solutions to attack the task 355 scheduling and data allocation problem would be to minimize 356 scheduling time by mapping tasks and allocating data using 357 shortest processing time policy. In this schedule, task  $v_1$  and  $v_3$ 358 are scheduled on  $core_1$ , task  $v_2$  and  $v_4$  are scheduled on  $core_2$ , 359 the data A, D, and H are allocated on NVM, and all other data 360 are allocated on SRAM. The completion time of this schedule 361 is 18, the total energy consumption is 77, and the number of 362 write operations on NVM is 3. However, this approach may 363 not produce a good result in terms of energy consumption. 364 Since reducing write operations on NVM is also one of the 365 objectives, we should explore a better trade-off approach to 366



Fig. 3. The data allocation and task schedule of the example (a) parallel solutions with energy consumption 77 and the number of writes on NVM 3 (b) the proposed solution with energy consumption 57 and the number writes on NVM 2.

minimize energy consumption and reduce the number of write
 operations on NVM.

Figure 3(b) shows an improved schedule, which considers 369 energy consumption and the number of write operations on 370 NVM. In this schedule, tasks  $v_1$  and  $v_3$  are scheduled on 371 core<sub>1</sub>, tasks  $v_2$  and  $v_4$  are scheduled on core<sub>2</sub>, the data A, C, 372 E, F, and G are allocated in NVM. The other data are allocated 373 in SRAM. The schedule length of the improved schedule 374 is 15, the total energy consumption is 57, and the number 375 of write operations on NVM is 1. Energy consumption is 376 reduced by (77-57)/57 = 35.08% compared with the parallel 377 solution. From the above example, we can see that energy 378 consumption can be reduced by exploring data allocation and 379 task scheduling on CMP systems with hybrid SPMs. 380

### V. Algorithm

In this section, we first discuss the data allocation mechanism for single core embedded chip system. Then, we propose several methods for CMP to solve the energy optimization problem of data allocation and task scheduling based on hybrid SRAM+NVM local memory.

381

## 387 A. Data Allocation for Single Core Embedded Chip System

A single core embedded chip system is a special embedded 388 chip multiprocessor system. We only consider data allocation 389 for hybrid local memory when an MDFG is run in a single 390 core embedded chip system. This is because all tasks will 391 be assigned to the same core leading to a constant execution 392 time and energy consumption for task nodes. In this section, 393 we propose the data allocation for the single core (DASC) 394 algorithm as shown in Algorithm 1. For the hybrid SPM, there 395 are two disadvantages based on NVM: 1) the limited number 396 of write operations and asymmetric access speed and energy 397 consumption in read and write operations; and 2) errors in 398 storing information when updating operations of an NVM cell 399 is beyond the limited number of write operations. Therefore, 400 we use two thresholds  $Tr_w$  and  $max_w$  to prevent the NVMs 401 from wearing out.  $Tr_w$  restricts NVMs from storing data 402 whose write operations are more than  $Tr_w$ . In this paper, 403  $Tr_w$  is equal to the average number of write operations of 404 data in an application. The maximum write operations of a 405

Algorithm 1 Data Allocation for Single Core

**Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) a hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.

Output: Assign data into SRAM or NVM.

- 1: find all data with  $cw > Tr_w$ , put them in set L
- 2: while *L* is not full do
- 3: select a data with maximum writes on L
- 4: if SRAM have space to allocate the data then
- 5: allocate it in SRAM
- 6: **else**
- 7: allocate it in main memory
- 8: **end if**
- 9: Nflag(h) = 0
- 10: remove it from L
- 11: end while
- 12: for each un-allocated data do
- 13: compute the energy consumption ES(h) and EN(h)
- 14: **if** ES(h) > EN(h), NVM have space to allocate the data, the total write operations on NVM is less than  $max_w$  **then**
- 15: allocate the data in NVM, Nflag(h) = 1
- 16: **else**

17:

18:

20:

- if SRAM has space to allocate the data then allocate it in SRAM
- 19: else

allocate it in main memory

- 21: end if
- 22: end if
- 23: N f lag(h) = 0
- 24: end for

NVM is  $max_w$ . If the total number of write operations on a NVM exceeds  $max_w$ , data with write operations should not be allocated to the NVM. Data that will be allocated in NVM must satisfy the following properties. 409

Property 3: If data h can be allocated in NVM, then

$$cw(h) \le Tr_w$$
 411

410

412

417

where cw(h) is the total write operations of data h.

*Property 4:* Let the binary variable Nflag(h) denotes 413 whether allocated data h in NVM. The total number of write 414 operations on NVM must be less than  $max_w$ : 415

$$\sum_{h} (Nflag(h) \times cw(h)) \le max_w$$

where N f lag(h) = 1 means data h is allocated in NVM.

In the following, we will discuss the DASC algorithm about how to allocate data in memories to avoid the disadvantages of NVM and reduce total energy consumption for a single core embedded chip system. 420

In Algorithm 1, data are divided into two categories 422 according to the number of write operations and the 423 threshold  $Tr_w$ . If the total number of write operations of one 424 data is more than  $Tr_w$ , the data is the first type of categories 425 426

427

428

429

energy consumption of each available assignment for data hand use minimum energy consumption min(ES(h), EN(h)) as a measurement for deciding the memory to store the data (Lines 13-14). If data h is allocated in SRAM, energy consumption of data h on SRAM can be formulated as:

$$ES(h) = N_{lw}(h) \times es_{lw} + N_{lr} \times es_{lr}$$

where  $es_{lw}$  and  $es_{lr}$  are the energy consumption of each local write operation and each local read operation on SRAM, respectively. And, if the data is allocated in NVM, the energy consumption of data h can be obtained as

$$EN(h) = N_{lw}(h) \times en_{lw} + N_{lr} \times en_{lr}$$
(7)

where  $en_{lw}$  and  $en_{lr}$  are the energy consumption of each local write operation and each local read operation on NVM, respectively. In computing the energy consumption, ES(h) and EN(h), we only consider local memory access operations. This is because each data allocated in SPM only have local read operations and local write operations since the target system is a single core embedded chip system.

The algorithm also confirms whether the total number of 448 write operations on NVM exceed the  $max_{10}$ . For data to be 449 allocated in the NVM, the following three conditions must be 450 satisfied: 1) the total number of write operations on NVM 451 is less than  $max_w$ ; 2) NVM is not full; 3) the data with 452 ES(h) > EN(h) (Lines 15-17). If one of the above conditions 453 cannot be met, we will determine the free space of SRAM. 454 If SRAM has sufficient space to hold the data, the data is 455 allocated in SRAM (Lines 18-21). Otherwise, the data is 456 allocated in main memory (Lines 22-27). 457

The data allocation for a single core algorithm considers two objectives. For the endurance of NVM, it is detrimental to place data with too many writes on NVM; the algorithm controls the maximum write operations on NVM. For energy consumption, it places data into a memory with minimum energy consumption among all available assignments. The complexity of data allocation for a single core algorithm is O(H), where H is the amount of data.

## 466 B. Chip Multiprocessors System

CMPs generally consist of multiple cores sharing an 467 off-chip main memory. In this subsection, the target archi-468 tecture is a CMP shown in Figure 1. For solving the energy 469 optimization problem of data allocation and task scheduling 470 incurred by applications execution on a CMP with N cores 471 (each of these cores is integrated with a hybrid SPM which 472 consists of a SARM and a NVM), we propose two algo-473 rithms, i.e., energy-aware data allocation (EDAC) algorithm 474 and balance data allocation with energy and writes (BDAEW) 475 algorithm. 476

In The EDAC algorithm as shown in Algorithm 2, we first call the parallel algorithm [5] to find an effective mapping for each task. The parallel algorithm in [5] is used to solve the task Algorithm 2 Energy-Aware Data Allocation

- **Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) an embedded chip multiprocessors with hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.
- **Output:** A data allocation and task scheduling with minimized energy.
- 1: call parallel algorithm to find an effective map for each task nodes
- 2: /\*data allocation\*/
- 3: for each data h do
- 4: for each processors  $p_i$  do
- 5: compute the number of read operations  $Nr(h, p_i)$ , and the number of write operations  $Nw(h, p_i)$
- 6: end for

(6)

7: choose the processor with maximum  $(Nr(h, p_i) + Nw(h, p_i))$  to assign the data into its corresponding hybrid local memory

8: end for

9: for each processor  $p_i$  do

10: call the Algorithm 1

11: end for

scheduling problem, where all requirements are met and the 480 scheduling length is minimized. After task mapping, we find 481 an allocation for data using task assignments. In the following, 482 we will discuss in detail how to assign data nodes in different 483 memories. Data allocation consists of two phases. The first 484 phase finds a proper core for the data so that remote memory 485 access operations can be reduced. Since data may be needed 486 by different tasks, more than one memory access operation 487 may be associated with the data. For data h, we first calculate 488 the number of memory access operations on each core  $core_i$ 489 as follows: 490

$$Nr(h, core_i) = \sum_{C(v_j) = core_i} (Nr(j, h)), \quad \forall e(h, v_j) \in G',$$

$$Nw(h, core_i) = \sum_{C(v_j) = core_i} (Nw(j, h)), \quad \forall e(v_j, h) \in G' \quad (8) \quad \text{492}$$

where  $C(v_i)$  is the core to execute the task  $v_i$ . 493 Then, we use maximum memory access operations 494  $\max \left( Nr(h, core_i) + Nw(h, core_i) \right)$ as a measurement 495 to decide in which core's SPM to place the data (Lines 3-8). 496 In the second phase, we find data allocation according to the 497 first phase. For each core, we call the Algorithm 1 to decide 498 which memory is allocated data (Lines 9-11). 499

In the EADA algorithm, it takes O(|VE|) time to find a 500 better mapping for each task, where V represents the number 501 of tasks and E represents the number of edges between tasks. 502 To find a better data allocation, it takes O(|VHP|) determine 503 which processor to allocate data and takes O(H) to allocate 504 data to a determinate memory, where H is the number of 505 data and P is the number of cores. Therefore, if P is treated 506 as a constant, the time complex of the EADA algorithm is 507 O(|VE| + |VH| + |H|)508

Algorithm 2 has two objectives, minimizing energy 509 consumption and reducing write operations on NVM. 510 However, the two objectives may conflict: assigning data in 511 NVM can save energy consumption but may cause many 512 write operations on NVM. Therefore, we propose BDAEW 513 algorithm as shown in Algorithm 3 to balance the conflict of 514 minimizing energy consumption and reducing write operations 515 on NVM. Before the details of the algorithm are presented, 516 several theorems on our algorithms are built as follows. 517

Theorem 5: For all  $h \in in(v_i)$ , if and only if the data hand task  $v_i$  are allocated the same core, the binary variable  $Rflag(v_i, h) = 1$ . The total local read number for data h can be formulated as:

$$N_{lr}(h) = \sum_{v_i} (Rflag(v_i, h) \times Nr(v_i, h) \times in(v_i, h))$$

and the total remote read number for data h can be formulated as:

$$N_{rr}(h) = \sum_{v_i} ((1 - Rflag(v_i, h)) \times Nr(v_i, h) \times in(v_i, h))$$

where  $Nr(v_i, h)$  is the read number of data h for task  $v_i$  and 526 binary variable  $in(v_i, h) = 1$  denotes h is a input of task  $v_i$ . 527 *Proof:* For each task and data pair  $(v_i, h)$ , if task  $v_i$ 528 and data h are allocated the same core, the read operations 529 for pair  $(v_i, h)$  are local read operations. Otherwise, the read 530 operations for pair  $(v_i, h)$  are remote read operations. Thus, 531 for pair  $(v_i, h)$ , the local reads number is  $Rflag(v_i, h) \times$ 532  $Nr(v_i, h) \times in(v_i, h)$  and the remote reads number is 533  $(1 - Rflag(v_i, h)) \times Nr(v_i, h) \times in(v_i, h)$ . Furthermore, for 534 each data h, we can obtain the total number of local read 535 operations and remote read operations as Theorem 5. 536

Theorem 6: For all  $h \in out(v_i)$ , if and only if the data h and task  $v_i$  are allocated the same core, the binary variable  $Wflag(v_i, h) = 1$ . The total local write number for data h is:

$$N_{lw}(h) = \sum_{v_i} (Wflag(v_i, h) \times Nw(v_i, h) \times out(v_i, h))$$

and the total remote write number for data h is:

546

550

552

553

$$N_{rw}(h) = \sum_{v_i} ((1 - Wflag(v_i, h)) \times Nw(v_i, h) \times out(v_i, h))$$

where  $Nw(v_i, h)$  is the write number of data h for task  $v_i$ and binary variable  $out(v_i, h) = 1$  denotes h is a output of task  $v_i$ .

*Proof:* The proof is similar to the proof of Theorem 5.

Summing up all of these memory access operations for each data  $h \in D$ , we can obtain the total number of each type of memory access operations as follows:

- The total local read number  $N_{lr} = \sum_h N_{lr}(h)$
- The total remote read number  $N_{rr} = \sum_{h} N_{rr}(h)$ 
  - The total local write number  $N_{lw} = \sum_{h} N_{lw}(h)$
  - The total remote write number  $N_{rw} = \sum_{h} N_{rw}(h)$

Since data may be needed by different tasks, we should calculate the energy consumption of data for each available allocation. For each available allocation  $Mem(h) = M_i$ , given the energy consumption of each local read operation  $E_{lr}(M_i)$ , each remote read operation  $E_{rr}(M_i)$ , each local write operation  $E_{lw}(M_i)$ , and each remote write operation 559  $E_{rw}(M_i)$ , the energy consumption can be formulated as: 560

$$En(h, M_i) = N_{lr}(h) \times E_{lr}(M_i) + N_{rr}(h) \times E_{rr}(M_i)$$

$$+ N_{lm}(h) \times E_{lm}(M_i) + N_{rm}(h) \times E_{rm}(M_i)$$
567

Additionally, the really energy consumption of each data can 564 be formulated as follows: 565

$$E_h = \sum_{M_i} (En(h, M_i) \times flag(h, M_i)) \tag{10}$$
<sup>566</sup>

where  $flag(h, M_i)$  is a binary variable, denoting whether allocated data h is in  $M_i$ . If  $flag(h, M_i) = 1$  it means data h is allocated in  $M_i$ .

In algorithm BDAEW as shown in Algorithm 3, we first 570 use the parallel algorithm to find a better mapping for each 571 task. Then, we find better allocation for data to meet all 572 requirements and to minimize total energy consumption while 573 reducing the number of write operations on NVMs. Data 574 allocation consists of two phases. The first phase finds a 575 minimum energy consumption assignment for the data, and 576 the second phase allocates write operations on NVMs in such 577 a way as to balance write operations on NVMs and total energy 578 consumption. 579

In the first phase, we first calculate the energy consumption 580 of each available assignment for each data h. Then, we use 581  $\min\{En(h, M_i)\}$  as a measurement to decide which memory 582 is assigned data h. In other words, for each data h, we choose 583 a memory  $M_i$  with minimum energy consumption  $En(h, M_i)$ 584 among all available assignment of data h to hold the data 585 (Lines 3-8). In the second phase, for each processor, we 586 first determine if all data allocated in NVM meet the write 587 constraints. If there is data with  $cw(h) > Tr_w$  on NVM, 588 we reassign the data to SRAM (SRAM has enough space 589 to hold the data) or main memory (SRAM is full), where 590 cw(h) is the total write operations of data h, and is equal 591 to  $N_{lw}(h) + N_{rw}(h)$  (Lines 9-19). Then, we determine if the 592 total number of write operations on NVM meets the constraint 593  $T_{cw} < max_w$ . If the total number of write operations on NVM 594  $T_{cw} < max_w$ , we obtain a solution; otherwise, we reallo-595 cate some data; In reallocating data to satisfy the constraint 596  $T_{cw} < max_w$ , we use read-to-write ratio =  $\frac{cw(h)}{cw(h)+cr(h)}$ as 597 a measurement to select a data in NVM with the maximum 598 read-to-write ratio to be moved into SRAM or main memory, 599 where cr(h) is the total number of read operations of data h 600 (Lines 20-28). After adjustment of data allocation, the algo-601 rithm finds a new data allocation and reduces write operations 602 on NVM until the constraint  $T_{cw} < max_w$  is satisfied. 603

In the BDAEW algorithm, it takes O(|VE|) time to find a 604 better mapping for each tasks and takes O(|VMH|) to find 605 a original data mapping, where V represents the number of 606 tasks and E represents the number of edges between tasks, 607 H is the number of data, and M is the number of memories. 608 To reallocate data, it takes at most  $O(|\log_2(HM)|)$  to obtain 609 a better allocation where the maximum number of write 610 operations on NVM is controlled. Thus, the time complexity 611 of BDAEW algorithm is  $O(|VE| + |VH| + |\log_2 H|)$ . 612

# Algorithm 3 Balance Data Allocation With Energy and Write Operations

- **Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) an embedded chip multiprocessors with hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.
- **Output:** A data allocation and task scheduling with minimized energy.
- 1: call parallel algorithm to find an effective map for each task nodes
- 2: /\*data allocation\*/
- 3: for each data h do
- 4: for each memory  $M_i$  do
- 5: compute the energy consumption if the data is assigned in the memory  $En(h, M_i)$
- 6: end for
- 7: choose the memory with minimum  $En(h, M_i)$  to allocate the data, and marked  $flag(h, M_i) = 1$

8: end for

- 9: for each processor  $p_i$  do
- 10: while NVM  $M_{2i}$  exist data with  $cw > Tr_w$  do
- 11: select a data h with maximum writes cw(h) on  $M_{2i}$
- 12: let  $flag(h, M_{2i}) = 0$
- 13: **if** SRAM  $M_{2i-1}$  has enough space to hold the data **then**
- 14: reallocate the data h on  $M_{2i-1}$ ,  $flag(h, M_{2i-1}) = 1$ , 15: **else**
- 16: reallocate the data h on main memory
- 17: **end if**
- 18: end while
- 19: compute the total number of write operations  $T_{cw}$  on its NVM

```
20: while T_{cw} > max_w do
```

- 21: find a data in NVM with maximum  $ratio = \frac{cw}{cr+cw}$ , where cr is the number of read operations on NVM for this data
- 22: let  $flag(h, M_{2i}) = 0$
- 23: **if** SRAM  $M_{2i-1}$  is not full **then**

```
24: reallocate the data in M_{2i-1}, flag(h, M_{2i-1}) = 1
```

- 25: **else**
- 26: reallocate the data in main memory
- 27: end if
- 28: end while
- 29: end for

### 613

## VI. EXPERIMENTAL RESULTS

614 A. Experiment Setup

In this section, we present experimental results to illustrate 615 the effectiveness of the proposed algorithms. We use the 616 following benchmarks from DSPstone [32], i.e., IIR, Allope, 617 Floyd, Elliptic, Volterra, and 8-lattic. These benchmarks 618 are frequently used in multicore systems research. We 619 compile each benchmark using GCC and obtain the task 620 graphs accompanied by the read/write data sets. There are 621 three notes. First, the source codes must be compiled with 622

TABLE II

PERFORMANCE PARAMETERS FOR THE TARGET MEMORY MODULES

Device	Parameter
CPU	Number of cores: 3, frequency:2.9GHz
SRAM	size: 1M, local read energy:0.226nJ
	local write energy: 0.226nJ, leakage power: 1.004nW
	local read latency:0.565ns, local write latency:0.565ns
	remote read energy: 0.441nJ, remote write energy: 0.475nJ
	remote read latency: 1.13ns, remote write latency: 1.275ns
PRAM	size: 526KB, read energy:0.319nJ
	write energy: 1.725nJ, leakage power: 0.125nW
	read latency:0.694ns, write latency:4.290ns
	remote read energy: 0.785nJ, remote write energy: 2.689nJ
	remote read latency: 1.695ns, remote write latency: 8.386ns
main	size:512MB, access energy:20.083nJ,
memory	access latency:21.04ns, leakage power:102.56W

profiling option on (-fprofile-generate). Then, the 623 compiled binary must be executed by feeding a data set 624 corresponding to the use case. Finally, the source code must 625 be compiled again with both profile-guided optimization and 626 ABSINTH enabled (-fprofile-use-fabsinth). The 627 pass absinth bbs traverses all RTL expressions within 628 each basic block. For each expression, pass\_absinth\_bbs 629 analyzes whether it is an instruction or not, and generates 630 one execute primitive per each instruction [11]. Then, the 631 task graphs and access sets are fed into our simulator. Our 632 simulator requires data to be processed by the extracted 633 graphs. To make the experiment more rigorous, we reuse the 634 same task graph but feed various data volume. The amount of 635 data needed in the graph is modeled as  $N_d = \alpha \times \sqrt{V} \times \sqrt{E}$ , 636 where V is the amount of tasks in the graph and E is 637 the number of edges in the MDFG. The  $\alpha$  is a tuning 638 parameter which is randomly selected from the Poisson 639 distribution where  $\lambda$  is picked from a uniform distribution in 640 the range [0,10]. As  $\alpha$  grows, the number of data increases 641 and the dependency between tasks associated with the data is 642 stronger. For each task node, the number of read/write access 643 of data is set randomly from a uniform distribution in the 644 range [0,20]. To thoroughly evaluate the proposed algorithms, 645 we conducted a rigorous simulation with different  $\alpha$  settings. 646

The experiments for benchmarks are conducted on an 647 architecture model which is defined in Section III. The target 648 architecture consists of three cores. Each core is equipped 649 with hybrid local memory units composed of a SRAM and a 650 PRAM. The configurations of the target architecture systems 651 are shown in Table II. We integrated all these parameters 652 into our in-house simulator to verify the effectiveness of 653 our proposed algorithms. All the simulations run on an 654 Intel<sup>®</sup> Core<sup>TM</sup>2 Duo Processor E7500 2.93GHz with a 2GB 655 main memory operated by Red Hat Linux 7.3. 656

We compared the performance of our proposed algorithms 657 to that of the parallel solution [5] and AGADA algorithm [18]. 658 AGADA algorithm is a recently published algorithm to mini-659 mize the total cost of data allocation on hybrid memories with 660 NVM. The parallel solution is a classical algorithm to solve 661 the task scheduling and data allocation problem. Therefore, the 662 AGADA algorithm and parallel solution are the most related 663 works and two excellent candidates for benchmarking. In this 664 paper, the AGADA algorithm has been evolved so that it is 665



Fig. 4. The energy consumption of benchmarks under different approaches when change a. (a)iir, (b) allope, (c) floyd, (d) elliptic, (e) voltera, (f) 8\_lattice.

Bench	node	edge	α	para+hybrid	AGADA	EADA	$\frac{E_p - E}{E_p}$ %	$\frac{E_A - E}{E_A}$ %	BDAEW	$\frac{E_p - E}{E_p}$ %	$\frac{E_A - E}{E_A} \%$
iir			2	194	159	149	23.71%	6.20%	152	21.65%	4.40%
	0	7	4	350	286	231	34.0%	19.23%	251	28.28%	12.24%
	0	'	6	472	366	295	37.5%	19.39%	313	34.11%	14.48%
			8	661	509	389	41.14%	23.57%	417	36.92%	18.07%
			2	403	365	326	19.30%	8.40%	308	23.76%	15.62%
allono	15	17	4	757	664	580	23.38%	12.65%	545	28.01%	17.92%
anope	15		6	1203	1009	875	27.26%	13.28%	825	31.42%	18.59%
			8	2021	1553	1207	40.27%	22.27%	1105	45.32%	28.84%
			2	564	464	346	38.65%	25.43%	334	40.78%	28.01%
floyd	16	20	4	965	771	563	41.65%	26.97%	541	43.93%	29.83%
noya	10		6	1351	1063	743	45.01%	30.13%	708	47.59%	33.40%
			8	1824	1360	950	47.89%	30.15%	915	49.80%	32.72%
		47	2	1005	793	494	50.84%	37.95%	491	51.14%	38.08%
alliptic	24		4	1748	1449	882	49.54%	39.13%	824	52.86%	43.13%
emptic	54		6	2622	2356	1289	50.87%	45.28%	1178	55.07%	45.36%
			8	3539	3099	1764	50.95%	43.07%	1580	49.70%	49.15%
			2	682	579	497	27.12%	13.73%	498	26.97%	13.98%
voltora	27	34	4	1220	1007	859	29.59%	14.70%	861	29.42%	14.49%
voltera	21		6	1927	1632	1305	32.27%	20.03%	1219	36.74%	25.30%
			8	2794	2321	1827	34.72%	21.28%	1694	37.97%	27.01%
		50	2	1173	806	499	57.45%	38.08%	496	57.71%	38.46%
1.00.00	12		4	1970	1412	871	55.78%	38.32%	803	59.23%	43.13%
lattice	44	39	6	3073	2205	1364	55.61%	38.14%	1175	62.57%	46.71%
			8	4425	3529	2125	51.66%	39.78%	1786	59.57%	46.35%
average	-	-	-	1543	1243	863	42.06%	29.57%	798	48.28%	35.80%

## TABLE III The Number of Writes on PRAM

comparable to our model to consider the energy consumption 666 problem of task scheduling and data allocation. The parallel 667 solution is originally used in the system with (a) a pure SRAM 668 local memory, and (b) a hybrid local memory composed of a 669 SRAM and a PRAM. To make fair comparisons, we imple-670 mented all four algorithms, i.e., parallel solution, AGADA, 671 672 EADA, and BDAEW, in the same scheduling framework. By doing so, we ensured that the performance loss of the parallel 673 solution and AGADA algorithm is not due to different settings 674 of the implementations. The results for energy consumption 675 are shown in Figure 4. The results for the number of writes on 676

PRAM are shown in Table III. Last, the results for execution 677 time are shown in Figure 5. 678

## B. Results and Analysis

This section presents the experimental results to illustrate the effectiveness of our proposed algorithms. The results of total energy consumption are represented by the statistical comparison of different approaches when changing  $\alpha$ . As we can observe, with the increase of the data parameter  $\alpha$ , the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of a specific constraints are constraints and the energy constraints are constraints



Fig. 5. The comparison of execution time under different approaches.  $\alpha = 2$ ,  $max_w = 500$ .

the gap in energy consumption among the five algorithms 686 become larger. For all benchmarks, the energy consumption 687 of EADA and BDAEW algorithms is less than that of 688 the parallel solution using a hybrid PRAM+SRAM local 689 memory. Additionally, the energy consumption of the parallel 690 solution using a pure SRAM is the maximum of the five 691 different approaches. Compared with parallel+SRAM, the 692 EADA and BDAEW can reduce energy consumption by 693 47.52% and 36.65%, respectively on average. The EADA and 694 BDAEW algorithms also can reduce energy consumption by 695 29.08% and 25.47% on average compared with the parallel 696 solution using a hybrid local memory, respectively. Therefore, 697 algorithms EADA and BDAEW save energy better than the 698 parallel solution. From Figure 4, we also observe that the 699 energy consumption of EADA and BDAEW algorithms is less 700 than that of AGADA algorithm in most cases. On average, 701 the EADA and BDAEW algorithms can reduce energy 702 consumption by 23.05% and 19.41%, respectively. Although 703 the energy consumption of AGADA algorithm is less than 704 that of EADA and BDAEW algorithms in several cases, the 705 AGADA algorithm does not consider data-dependency, which 706 will result in overhead write operations. 707

The number of write operations on PRAM has a large effect on the PRAM's lifetime. In this paper, we use the following formulation to compute the number of write operations on PRAM:

$$N_{PRAM} = \sum_{h} (N_l w(h) + N_r w(h)) \times Nflag(h) \quad (11)$$

Although the parallel solution is used as a baseline tech-713 nique to evaluate the PRAM's write operations on NVM 714 of our proposed algorithms, our proposed algorithm is not 715 comparable with the parallel solution using a pure SRAM. 716 This is because there are no write operations on PRAM in 717 parallel+SRAM. The results for write operations on PRAM 718 are shown in Table III, which is the statistical comparison 719 of all four algorithms for all benchmarks based on the tar-720 get architectural model. In Table III, the eighth and ninth 721 columns show the ratio of the reduction of write operations 722 on PRAM by EADA compared with the parallel+hybrid and 723 AGADA algorithm. The eleventh and twelfth columns show 724 the reduction ratio of write operations on PRAM by BDAEW 725 compared with the parallel+hybrid and AGADA algorithm. 726 From the table, we can observe that our algorithm EADA 727

and BDAEW can achieve better write operation reduction 728 than the parallel solution and AGADA algorithm. Compared 729 with parallel+hybrid, EADA and BDAEW can reduce the 730 number of write operations on PRAM by 42.06% and 48.28%, 731 respectively on average. Compared with AGADA, EADA 732 and BDAEW can reduce the number of write operations on 733 PRAM by 29.57% and 35.80%, respectively on average. The 734 lifetime improvement ratio of PRAM can be estimated by 735  $\left(\frac{M/W'-M/\hat{W}}{M/W}\right)$  [25], where *M* stands for the maximum write 736 operations of PRAM, W is the number of write operations 737 on PRAM when using parallel solutions, and W' stands 738 for the number of write operations on PRAM when using 739 our proposed technique. Approximately, 28.82% and 29.93% 740 reduction on the number of write operations is equivalent to 741 a 144.03% and 155.76% increase on the lifetime on PRAM. 742 It means that our proposed techniques can prolong the lifetime 743 of PRAM to 12 years if the PRAM's original lifetime is 744 5 years. 745

However, NVM introduces longer latency. For example, 746 when  $\alpha = 2$ , the statistical comparisons of execution time 747 under different approaches are shown in Figure 5. From 748 the figure, we can see that the scheduling length of EADA 749 and BDAEW algorithms are longer than the parallel solution 750 using pure SRAMs, but shorter than AGADA and parallel 751 solution using hybrid SPMs. However, as we can see from the 752 results, the negative impact on applications' execution time 753 is not significant. This is because we can use PRAM with 754 write buffers and write operations are relatively insensitive 755 to memory in hierarchies that are far from the CPU [31]. 756 As shown in Figure 5, EADA and BDAEW algorithms can 757 reduce the execution time of benchmarks by 15.54% and 758 21.49% compared with parallel solutions using hybrid SPMs, 759 respectively on average. Compared with AGADA algorithm, 760 EADA and BDAEW algorithms can reduce the execution time 761 of benchmarks by 5.83% and 12.44%, respectively on average. 762

In order to further illustrate the effectiveness of the pro-763 posed algorithm, we compared the scheduling length and 764 overhead energy consumption of the five approaches using 765 different benchmarks. The overhead energy consumption is 766 a result of the scheduling cost, the cost of computing all 767 data- dependencies, and other logistic costs. The results of 768 scheduling length and overhead energy consumption are shown 769 in Figures 6 and 7, respectively. From the two figures, we 770 can observe that the scheduling time and overhead energy 771 consumption of the parallel solution are less than that of the 772 other four algorithms, and that of the EADA and BDAEW 773 algorithms are less than AGADA algorithm in most cases. 774 However, as the data-dependency grows, the gap between 775 the AGADA algorithm and the proposed algorithm decreases. 776 When the data-dependency application is represented by a 777 large MDFG, the scheduling time and overhead energy con-778 sumption of AGADA algorithm is less than the proposed 779 algorithms. This is because the time complexity of AGADA 780 is O(G \* P \* H), where G and P represent the maximum 781 number of iterations and the population size of the genetic 782 algorithm, respectively. In more detail, the scheduling time 783 and overhead energy consumption of the proposed algorithms 784



Fig. 6. The comparison of scheduling time under different approaches.  $\alpha = 2, max_w = 500.$ 



The comparison of overhead energy consumption under different Fig. 7. approaches.  $\alpha = 2$ ,  $max_w = 500$ .

are not simply dependent on the number of data but depends 785 on the product of data-dependency, the amount of data, and the 786 amount of memories, while that of AGADA increases linearly 787 with the growth of data. When the data-dependency and size 788 of applications grow to a certain size that is greater than 789 G \* P, the scheduling time and overhead energy consumption 790 of AGADA are less than that of the proposed algorithm. For 791 example, if the population size is set as 100 and maximum 792 generation is set as 1000, the scheduling time and overhead 793 energy consumption of AGADA will be less than that of 794 the proposed algorithm, when the number of tasks and data 795 increase to 50 and 350, respectively. However, even in this 796 case, the net execution time and the net energy consumption of 797 the proposed algorithm are still less than the AGADA. Hence, 798 the benefits we gain by the proposed technique outweigh the 799 extra overheads. 800

In summary, for CMP with hybrid SPMs composed of 801 a SRAM and NVM, the EADA and BDAEW algorithms 802 can obtain a well-planned assignment such that the total 803 energy consumption is minimized with little degradation 804 in performance and endurance of PRAM. The EADA and 805 BDAEW algorithms are also evaluated with experimental 806 results showing that the EADA and BDAEW algorithms 807 can obtain a better solution in energy consumption and the 808 number of write operations on PRAM than parallel solutions 809 and the AGADA algorithm. 810

VII. CONCLUSION AND FUTURE WORK 811

Hybrid local memory is an effective approach to reduce 812 energy consumption and memory access latency for 813

multi-core systems. In this paper, we propose two novel 814 heuristic algorithms, EADA and BDAEW. Based on the 815 hybrid SRAM+NVM SPM architecture, data are allocated 816 efficiently and tasks are scheduled reasonably, such that 817 the total energy consumption is minimized with little 818 degradation in performance and endurance caused by NVM. 819 In experimental studies, we employed hybrid SRAM+PRAM 820 SPM for multi-core systems to execute various applications. 821 The results show that both the EADA and BDAEW algorithms 822 achieve noticeable average reduction rates of total energy 823 consumption compared with parallel solutions and AGADA 824 algorithm. Both the EADA and BDAEW algorithms can 825 reduce the number of write operations on NVM. This means 826 that the lifetime of NVM can be extended when EADA and 827 BDAEW are used in the hybrid SPM architecture. 828

The proposed algorithms can be extensible to heterogeneous 829 cores. To achieve this, the cost of memory operations in each 830 memory must be redefined and the method of computing 831 energy consumption changed. A modern high-performance 832 computing system normally consists of heterogeneous 833 computing and communication resources, i.e., heterogeneous 834 processors, heterogeneous memories, and heterogeneous com-835 munication interconnections. In heterogeneous processors, the 836 same type of operations can be processed by different proces-837 sors with various execution times and energy consumption. 838 This makes the task scheduling and data allocation problem 839 more complicated. Although the proposed algorithm can be 840 extensible for heterogeneous cores, the performance and effec-841 tiveness need more precise investigations. Therefore, we will 842 study the task and data allocation problem for heterogeneous 843 processors with hybrid on-chip memory in the future research 844 work. 845

#### REFERENCES

- [1] K. Bai and A. Shrivastava, "Heap data management for limited 847 local memory (LLM) multi-core processors," in Proc. IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synthesis (CODES+ISSS), 849 Oct. 2010, pp. 317-325.
- [2] R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, 'Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. 10th Int. Symp. Hardw./Softw. Codesign, 2002, pp. 73-78.
- [3] M. Banikazemi, D. Poff, and B. Abali, "PAM: A novel performance/power aware meta-scheduler for multi-core systems," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2008, pp. 1-12.
- [4] A. Beloglazov, J. Abawajy, and R. Buyya, "Energy-aware resource allocation heuristics for efficient management of data centers for cloud computing," Future Generat. Comput. Syst., vol. 28, no. 5, pp. 755-768, 2012.
- [5] C. Boyd, "Data-parallel computing," Queue, vol. 6, no. 2, pp. 30-39, 2008
- [6] Y.-T. Chen et al., "Dynamically reconfigurable hybrid cache: An energyefficient last-level cache design," in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2012, pp. 45-50.
- [7] G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A hybrid pram and dram main memory system," in Proc. 46th ACM/IEEE Design Autom. Conf. (DAC), Jul. 2009, pp. 664-669.
- [8] J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H. Sha, "Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 6, pp. 1094-1102, Jun. 2012.
- [9] J. Hu, Q. Zhuge, C. J. Xue, W.-C. Tseng, and E. H.-M. Sha, "Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors," ACM Trans. Embedded Comput. Syst., vol. 13, no. 4, p. 79, 2014.

846

848

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

- [10] M. Kandemir and A. Choudhary, "Compiler-directed scratch pad 879 memory hierarchy design and management," in Proc. 39th Annu. Design 880 Autom. Conf., 2002, pp. 628-633. 881
- [11] J. Kreku and K. Tiensyrjä, and G. Vanmeerbeeck, "Automatic work-882 883 load generation for system-level exploration based on modified GCC compiler," in Proc. Conf. Design, Autom. Test Eur., 2010, pp. 369-374. 884
- [12] K. Li, X. Tang, B. Veeravalli, and K. Li, "Scheduling precedence 885 constrained stochastic tasks on heterogeneous cluster systems," IEEE 886 Trans. Comput., vol. 64, no. 1, pp. 191-204, Jan. 2015. 887
- 888 [13] S. Matsuno, M. Tawada, M. Yanagisawa, S. Kimura, N. Togawa, and T. Sugibayashi, "Energy evaluation for two-level on-chip cache with 889 non-volatile memory on mobile processors," in Proc. IEEE 10th Int. 890 Conf. ASIC (ASICON), 2013, pp. 1-4. 891
- [14] S. Mittal and J. S. Vetter, "AYUSH: A technique for extending lifetime 892 of SRAM-NVM hybrid caches," IEEE Comput. Archit. Lett., vol. 14, 893 no. 2, pp. 115-118, Dec. 2014. 894
- [15] J. C. Mogul, E. Argollo, M. A. Shah, and P. Faraboschi, "Operating 895 system support for NVM+ dram hybrid main memory," in Proc. HotOS, 896 2009. 897
- [16] A. M. H. Monazzah, H. Farbeh, S. G. Miremadi, M. Fazeli, and 898 H. Asadi, "FTSPM: A fault-tolerant scratchpad memory," in Proc. 899 IEEE/IFIP Int. Conf. Dependable Syst. Netw., Jun. 2013, pp. 1-10. 900
- 901 [17] C. D. Nicholson, W. J. Westerinen, C. Ergan, M. R. Fortin, and M. Iyigun, "Reliability of diskless network-bootable computers using 902 non-volatile memory cache," U.S. Patent 7036040, Apr. 25, 2006. 903
- [18] M. Qiu et al., "Data allocation for hybrid memory with genetic algo-904 rithm," IEEE Trans. Emerg. Topics Comput., vol. 3, no. 4, pp. 544-555, 905 906 Dec. 2015.
- [19] V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory 907 optimization and task scheduling for MPSOC architectures," in Proc. Int. 908 Conf. Compil., Archit. Synthesis Embedded Syst., 2006, pp. 401-410. 909
- [20] H. Takase, H. Tomiyama, and H. Takada, "Partitioning and allocation 910 of scratch-pad memory for priority-based preemptive multi-task sys-911 tems," in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2010, 912 pp. 1124-1129. 913
- [21] S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory 914 allocation for scratch-pad based embedded systems," in Proc. Int. Conf. 915 Compil., Archit. Synthesis Embedded Syst., 2003, pp. 276-286. 916
- S. Udavakumaran, A. Dominguez, and R. Barua, "Dynamic allocation [22] 917 for scratch-pad memory using compile-time decisions," ACM Trans. 918 Embedded Comput. Syst., vol. 5, no. 2, pp. 472-511, May 2006. 919
- [23] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, 920 A. Davis, and N. P. Jouppi, "Rethinking dram design and organization 921 for energy-constrained multi-cores," ACM SIGARCH Comput. Archit. 922 News, vol. 38, no. 3, pp. 175-186, 2010. 923
- [24] W. Wang, P. Mishra, and S. Ranka, "Dynamic cache reconfiguration and 924 partitioning for energy optimization in real-time multi-core systems," in 925 Proc. 48th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2011, 926 pp. 948-953. 927
- [25] Y. Wang, J. Du, J. Hu, Q. Zhuge, and E. H. M. Sha, "Loop scheduling 928 optimization for chip-multiprocessors with non-volatile main memory,' 929 in Proc. IEEE Int. Conf. Acoust., Speech Signal Process. (ICASSP), 930 Mar. 2012, pp. 1553–1556. 931
- Y. Wang, K. Li, H. Chen, L. He, and K. Li, "Energy-aware data [26] 932 933 allocation and task scheduling on heterogeneous multiprocessor systems with time constraints," IEEE Trans. Emerg. Topics Comput., vol. 2, no. 2, 934 pp. 134-148, Feb. 2014. 935
- [27] Z. Wang, Z. Gu, and Z. Shao, "WCET-aware energy-efficient data 936 allocation on scratchpad memory for real-time embedded systems," 937 IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 11, 938 pp. 2700-2704, Nov. 2015. 939
- [28] J. Xing, A. Serb, A. Khiat, R. Berdan, H. Xu, and T. Prodromakis, "An 940 FPGA-based instrument for en-masse RRAM characterization with ns 941 pulsing resolution," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, 942 no. 6, pp. 818-826, Jun. 2016. 943
- [29] Y. Yi, W. Han, X. Zhao, A. T. Erdogan, and T. Arslan, "An ILP formu-944 lation for task mapping and scheduling on multi-core architectures," in 945 Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2009, pp. 33-38. 946
- L. Zhang, K. Li, Y. Xu, J. Mei, F. Zhang, and K. Li, "Maximizing 947 [30] reliability with energy conservation for parallel task scheduling in 948 a heterogeneous cluster," Inf. Sci. Int. J., vol. 319, pp. 113-131, 949 Oct. 2015. 950

- [31] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient 951 main memory using phase change memory technology," ACM SIGARCH 952 Comput. Archit. News, vol. 37, pp. 14-23, Jun. 2009. 953
- V. Zivojnovic, J. M. Velarde, C. Schlager, and H. Meyr, "DSPSTONE: [32] A DSP-oriented benchmarking methodology," in Proc. Int. Conf. Signal Process. Appl. Technol., 1994, pp. 715-720.



Yan Wang received the B.S. degree in information 957 management and information technology from 958 Shenyang Aerospace University in 2010 and the 959 Ph.D. degree from the College of Information Sci-960 ence and Engineering, Hunan University, Changsha, 961 China, in 2016. Her research interests include mod-962 eling and scheduling in parallel and distributed com-963 puting systems, and high performance computing. 964



Kenli Li received the M.S. degree in mathematics 965 from Central South University, China, in 2000, and 966 the Ph.D. degree in computer science from the 967 Huazhong University of Science and Technology, 968 China, in 2003. He was a Visiting Scholar with the 969 University of Illinois at Urbana-Champaign from 970 2004 to 2005. He is currently the Deputy Dean of 971 the School of Information Science and Technology, 972 Hunan University, and also the Deputy Director 973 of the National Supercomputing Center, Changsha. 974 He has authored over 160 papers in international 975

conferences and journals, such as the IEEE TC, the IEEE-TPDS, JPDC, ICPP, and CCGrid. His major research includes parallel computing, grid and cloud 977 computing, and DNA computing. He is an outstanding member of CCF.



Jun Zhang received the bachelor's and master's 979 degrees in computer science from Hunan Univer-980 sity, Changsha, China. He is currently pursuing 981 the Ph.D. degree with the Department of Electrical 982 and Computer Engineering, New York University. 983 His research interests include computer architecture. 984 FPGA, real time embedded systems, and machine 985 learning. 986



Kegin Li (F'-) is currently a SUNY Distinguished Professor of Computer Science. He has authored 988 over 480 journal articles, book chapters, and refereed 989 conference papers. His current research interests 990 include parallel computing and high-performance 991 computing, distributed computing, energy-efficient 992 computing and communication, heterogeneous com-993 puting systems, cloud computing, big data comput-994 ing, CPU-GPU hybrid and cooperative computing, 995 multicore computing, storage and file systems, 996 wireless communication networks, sensor networks, 997

peer-to-peer file sharing systems, mobile computing, service computing, 998 Internet of Things, and cyber-physical systems. He has received several 999 best paper awards. He is currently or has served on the editorial boards 1000 of the IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1001 the IEEE TRANSACTIONS ON COMPUTERS, the IEEE TRANSACTIONS ON 1002 CLOUD COMPUTING, the IEEE TRANSACTIONS ON SERVICES COMPUTING, 1003 and the IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING. 1004

AO:2

954

955

956

976

## **AUTHOR QUERIES**

## AUTHOR PLEASE ANSWER ALL QUERIES

PLEASE NOTE: We cannot accept new source files as corrections for your paper. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.

- AQ:1 = Please provide the postal codes for "Guangzhou University, National Supercomputing Center in Changsha, and New York University."
- AQ:2 = Please provide the page range for ref. [15].
- AQ:3 = Please provide the missing IEEE membership year for the author "Keqin Li."

# Energy Optimization for Data Allocation With Hybrid SRAM+NVM SPM

Yan Wang, Kenli Li, Senior Member, IEEE, Jun Zhang, and Keqin Li, Fellow, IEEE

Abstract—The gradually widening disparity in the speed of the CPU and memory has become a bottleneck for the development 2 of chip multiprocessor (CMP) systems. Increasing penalties 3 caused by frequent on-chip memory access have raised critical 4 challenges in delivering high memory access performance with 5 tight energy and latency budgets. To overcome the memory wall 6 and energy wall issues, this paper adopts CMP systems with 7 hybrid scratchpad memories (SPMs), which are configured from 8 SRAM and nonvolatile memory. Based on this architecture, we 9 propose two novel algorithms, i.e., energy-aware data alloca-10 tion (EADA) and balancing data allocation to energy and write 11 operations (BDAEW), to perform data allocation to different 12 memories and task mapping to different cores, reducing energy 13 consumption and latency. We evaluate the performance of our 14 proposed algorithms by comparison with a parallel solution that 15 is commonly used to solve data allocation and task scheduling 16 problems. Experiments show the merits of the hybrid SPM 17 architecture over the traditional pure memory system and the 18 effectiveness of the proposed algorithms. Compared with the 19 AGADA algorithm, the EADA and BDAEW algorithms can 20 reduce energy consumption by 23.05% and 19.41%, respectively. 21

Index Terms—Data allocation, energy consumption,
 nonvolatile memory, write operations.

Manuscript received December 5, 2016; revised May 4, 2017 and June 4, 2017; accepted June 22, 2017. This work was supported in part by the Key Program of National Natural Science Foundation of China under Grant 61432005, in part by the National Outstanding Youth Science Program of National Natural Science Foundation of China under Grant 61625202, in part by the International (Regional) Cooperation and Exchange Program of National Natural Science Foundation of China under Grant 61625202, in part by the National Natural Science Foundation of China under Grant 6161146006, in part by the National Natural Science Foundation of China under Grant 61370095 and Grant 61472124, in part by the International Science & Technology Cooperation Program of China under Grant 2015DFA11240, in part by the National Key R&D Program of China under Grant 2016YFB0201402 and Grant 2016YFB0201303, and in part by the Innovation Team Project of Guangdong Province University under Grant 2016KCXTD017. This paper was recommended by Associate Editor A. Sangiovanni Vincentelli. (*Corresponding author: Kenli Li.*)

Y. Wang is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the College of Computer Science and Educational Software, Guangzhou University, Guangzhou, China (e-mail: bessie11@yeah.net).

AQ:1

K. Li is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the National Supercomputing Center in Changsha, Changsha, China (e-mail: lkl@hnu.edu.cn).

J. Zhang is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the Department of Electrical and Computer Engineering, New York University, New York City, NY USA (e-mail: jeffjunzhang@gmail.com).

K. Li is with the College of Information Science and Engineering, Hunan University, Changsha 410082, China, and also with the Department of Computer Science, State University of New York, New Paltz, NY 12561 USA (e-mail: lik@newpaltz.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2017.2720678

I. INTRODUCTION

**B**ECAUSE the performance gap between the CPU and memory is expanding, energy consumption has become 25 26 more important and received extensive attention in chip 27 multiprocessor (CMP) systems. To bridge the performance 28 gap, solutions adopt the SRAM cache as on-chip memory. 29 SRAM caches have facilitated the layered memory hierarchy 30 and improved memory performance. However, SRAM caches 31 account for up to 25%-50% of the overall CMP's energy 32 consumption and do not guarantee predictability of cache 33 misses [2]. Therefore, it is desirable to integrate NVM like 34 flash memory or phase change memory (PCM) for CMP 35 systems because it is nonvolatile and consumes less energy 36 than SRAM. For instance, if a 4GB SRAM on-chip memory 37 is replaced by a 4GB NVM, 65% of energy consumption 38 can be saved in intensive write access on CMP systems [31]. 39 The disadvantages of NVM are explicit. First, the speed 40 and cost of read operations and write operations in NVMs 41 are asymmetric. Second, there is a maximum number of 42 write operations that NVM can perform. Third, memory 43 access in NVM is slower than in SRAM. Considering the 44 properties of DRAM and PRAM, in this paper, we utilize 45 a hybrid on-chip memory composed of a SRAM and a 46 NVM to achieve energy-efficient CMP systems. With hybrid 47 on-chip memory, a substantial performance gain is achieved 48 by the proposed techniques, while consuming less energy and 49 extending the lifetime of NVMs. 50

To develop alternative energy-efficient techniques, in this 51 paper, the hybrid on-chip memory uses a software controllable 52 hybrid Scratch-Pad memory (SPM). SPM has been widely 53 employed in CMP systems to replace the hardware-controlled 54 cache [10], [20]. This is because SPM has three major 55 advantages compared with the cache. First, SPM is directly 56 addressing and does not need the comparator and tag SRAM. 57 Second, SPM generally guarantees the single-cycle access 58 latency. Third, SPM is purely managed by software, either 59 directly via the application program or through the automated 60 compiler support [19]. To efficiently manage SPMs, in this 61 paper, we use compiler-analyzable data access patterns to 62 strategically allocate data. The proposed technique benefits 63 energy consumption while minimizing performance degrada-64 tion and endurance caused by the physical limitation of NVM. 65

When an application with data dependencies is executed on a CMP system with hybrid SPMs, the following problems cannot be overlooked, i.e., reducing energy consumption, improving the endurance of NVM (reducing the number of write operations), and minimizing scheduling time. In this

1549-8328 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

paper, we reconsider the variable partitioning problem of a 71 DSP application on CMP systems with hybrid SPMs. Unfortu-72 nately, different objectives may conflict in this hybrid memory 73 architecture. For example, placing data in NVM can reduce 74 energy consumption but may lead to more writes to NVM, 75 which shortens system lifetime and degrades performance. 76 Therefore, techniques are proposed to address the trade-offs 77 between low energy consumption and the performance and 78 endurance degradation caused by write activities on an NVM. 79 These improvements are achieved through the following novel 80 contributions of this paper. 81

We first propose a data allocation algorithm for single
 core systems to reduce energy consumption while
 controlling the number of write operations
 on NVM.

Then, we propose two novel algorithms, i.e., EADA and 86 BDAEW, for CMP systems with hybrid SPMs to solve the 87 energy optimization problems of data allocation and task 88 scheduling. The two algorithms generate a well-planned 89 data allocation and task scheduling scheme so that all 90 requirements can be met and the total energy consumption 91 can be minimized while reducing the number of write 92 operations on NVM. 93

Experimental results show that our proposed algorithms per-94 form better than parallel solutions [5]. On average, reduction 95 in the total energy consumption of the EADA and BDAEW 96 algorithms is 16.44% and 27.8% compared to parallel solu-97 tions. The number of write operations on NVM can be reduced 98 greatly by EADA and BDAEW algorithms. This means the 99 lifetime of NVM can be prolonged. If the original life of NVM 100 is 5 years, our proposed techniques can extend the life of NVM 101 to at least 12 years. 102

The remainder of this paper is organized as follows. 103 Section II reviews related work. In Section III, we present 104 our CMP with hybrid SPMs architecture and computational 105 model. In Section IV, we use an example for illustration. In 106 Section V, we first propose a data allocation approach for a 107 single core system, and then propose two heuristic algorithms 108 to solve the energy optimization problem of data allocation 109 and task scheduling on CMP systems. In Section VI, we 110 evaluate and analyze our techniques compared with the parallel 111 solution. Section VII concludes this paper and discusses future 112 work. 113

114

## II. RELATED WORK

Numerous sophisticated SPM data allocation and 115 management techniques have been proposed to reduce energy 116 consumption or improve performance. Wang et al. [27] 117 presented algorithms for WCET-aware energy-efficient 118 static data allocation on SPM, i.e., selectively allocating 119 data variables to SPM to minimize program's energy 120 consumption, while respecting a given WCET upper bound. 121 Udayakumaran et al. [22], proposed a heuristic algorithm 122 to allocate global and stack data for SPMs to minimize 123 allocation cost. Udayakumaran and Barua [21] proposed a 124 dynamic data allocation method for allocating heap data on 125 SPMs to improve performance. The above techniques target 126 SPMs consisting of pure SRAM. None of the techniques 127

above can apply to the architecture in this paper when integrating the lifetime issues of NVM.

128

129

Many data allocation techniques have also been proposed 130 to extend the lifetime of the NVM-based memory subsystem, 131 while reducing energy consumption and improving overall 132 system performance [13], [14], [17], [28]. Monazzah et al. [16] 133 presented algorithms for fault-tolerant data allocation on 134 hybrid SPM that consist of NVM and SRAM, protected 135 with error-correcting code (ECC), and parity. Qiu et al. [18] 136 proposed a novel genetic algorithm to solve the data allocation 137 problem of heterogeneous SPM with SRAM and NVMs. 138 Dhiman et al. [7] proposed an architecture and system policy 139 for managing a hybrid SRAM+PRAM memory. Hu et al. [9] 140 considered a hybrid SPM configuration consisting of SRAM 141 and PCM-based NVM, and presented a dynamic data 142 allocation algorithm for reducing write operations on NVM 143 by preferentially allocating read-intensive data variables 144 into NVM, and write-intensive data variables into SRAM. 145 Wang et al. [27] considered a multitasking system with hybrid 146 main memory consisting of PCM and DRAM, and addressed 147 the problem of partitioning and allocating data variables to 148 minimize average power consumption while guaranteeing 149 schedulability. In this paper, we address the data allocation 150 problem for CMP systems with hybrid SPM architecture 151 by proposing novel scheduling algorithms. The goal is to 152 reduce the energy consumption and extend the lifetime of 153 the NVMs. 154

Due to the influence of task scheduling on system perfor-155 mance, data allocation problems have been extensively studied 156 to incorporate task scheduling. Various heuristic algorithms 157 were proposed in [1], [4], [12], [14], [23], [24], [29], and [30]. 158 These works mainly focus on optimizing the performance of 159 a system, where the algorithms provide quality solutions to 160 minimize the application's total execution time. Together with 161 the increasing demand for high-performance CMP systems, the 162 energy consumption problem has also become more impor-163 tant and attracts extensive attention. Banikazemi et al. [3] 164 proposed a novel low-overhead, user-level meta-schedule to 165 improve both system performance and energy consumption. 166 Wang et al. [26] proposed an optimal ILP based algorithm, 167 and two heuristic algorithms, TAC-DA and TRGS algorithms, 168 to solve heterogeneous data allocation and task scheduling 169 problems; minimizing energy consumption and satisfying the 170 time constraint. Their methods achieve a well-planned data 171 allocation and task scheduling approach. However, the data 172 allocation and task scheduling problem in CMP with hybrid 173 SPMs differs from existing data allocation problems for non-174 uniform memory access architectures, since the write and 175 read operations to one component of the architectures are 176 asymmetric, and it is desirable to avoid writes to that com-177 ponent. Compared with the above approaches, this paper has 178 several unique aspects. First, we target the CMP embedded 179 systems with hybrid SRAM+NVM SPMs to solve the energy 180 optimization problem of data allocation and task scheduling. 181 Second, we propose several novel algorithms to obtain a well-182 planned data allocation and task scheduling approach such that 183 the overall performance can be improved while reducing total 184 energy consumption. 185



Fig. 1. (a) An architecture model (b) SPM architecture.

TABLE I TIME AND ENERGY CONSUMPTION FOR Access to Different Memories

Op	I	LS	ŀ	RS LN		R	Ν	DM		
	Ti	En	Ti	En	Ti	En	Ti	En	Ti	En
read	1	5	2	10	2	1	4	2	60	60
write	1	5	3	12	6	6	12	13	60	60

### 186

## III. THE MODEL

#### 187 A. Architecture Model

In this paper, we target the embedded chip multi-cores 188 with hybrid local memories. As shown in Figure 1, the 189 architecture model consists of a set of connected homogeneous 190 cores denoted by  $core = \{core_1, core_2, \dots, core_n\}$ , where 191 n is the number of homogeneous cores. Each core is tightly 192 coupled with an on-chip local memory composed of a SRAM 193 and a NVM. The SRAM and NVM of each core  $core_i$  are 194 denoted by  $M_{2i-1}$  and  $M_{2i}$ . All cores share a DRAM main 195 memory with large capacity. Each core can access its own local 196 memory and other cores' local memories. We call core access 197 from local memory local access, while access from an SPM 198 held by another core is referred as remote access. Generally, 199 remote access is supported by an on-chip interconnect and 200 all cores access the off-chip DRAM through a shared bus. 201 The IBM CELL processor, which includes a multi-channel 202 ring structure to allow communication between any two cores 203 without intervention from other cores, is an example that 204 adopts this architecture. We can safely assume that the data 205 transfer cost between cores is constant. Local access is faster 206 and consumes less energy than remote access while accessing 207 the off-chip DRAM incurs the longest latency and consumes 208 the most energy. Table I, which is introduced from [18], 209 shows the time and energy consumption for access to different 210 memories. In the table, the columns of "LS", "RS", "LN", 211 "RN", and "DM" indicates the memory access cost to local 212 SRAM, remote SRAM, local NVM, remote NVM, and off-213 chip DRAM. "Ti" and "En" are time and energy consumption. 214 It is important to note that the hybrid local memories 215 in the architecture model can not be pure caches because 216 issues such as cache consistency and cache conflict are not 217 considered. In this paper, the architecture employs SPMs 218 as on-chip local memories. To make hybrid SPMs possible, 219 researchers proposed several hybrid hardware/software support 220 SPMs [6], [15]. For example, [18] employs hybrid SPMs com-221 posed of a SRAM and two NVM to study cost optimization 222 incurred by data allocation. [8] explores hybrid nonvolatile 223



Fig. 2. An input DAG. (a) Precedence constraints among tasks. (b) The input data and output data of each task. (c) An MDFG combined tasks with data.

SPM architectures. In a hybrid SPM, SRAM and NVM share the same address space with the main memory. The CPU can load data from both of them directly.

As shown in Figure 1(b), the hybrid SPM can be fabricated 227 with 3-D chips because 3-D integration is a feasible and 228 promising approach to fabricating the hybrid SPM [8]. In 3-D 229 chips, multiple active device layers are stacked together with 230 short and fast vertical interconnects. For fabrication, SRAM 23 can be fitted into the same layer as the core and NVM can 232 be fitted into a separate layer, so that designers can take full 233 advantage of the attractive benefits that NVM provides. 234

## B. Computational Model

In this subsection, we describe the *memory access data flow* 236 graph (MDFG), which is used to model an application to be 237 executed on the target embedded chip multiprocessors. Before 238 we formally describe the MDFG model, we first introduce a 239 *directed acyclic graph* (DAG) model as shown in Figure 2(a). 240 In this paper, we use a DAG as a description of a given input 241 graph. 242

Definition 1: A DAG is a node-weighted directed graph 243 represented by G = (V, E, D, in, out, Nr, Nw), where 244  $V = \{v_1, v_2, \dots, v_N\}$  is a set of task nodes, and  $E \subseteq V \times V$ 245 is a set of edges that describe the precedence constraints 246 among nodes in V. D is a set of data.  $in(v_i) \subseteq D$  is 247 a set of input data of task  $v_i$ , and  $out(v_i) \subseteq D$  is a 248 set of output data of task  $v_i$ .  $Nr(v_i)$  is used to represent 249 the read number of task  $v_i$  for different input data, i.e., 250  $Nr(v_i) = (nr_1(i), nr_2(i), \dots, nr_n(i))$ , where  $nr_h(i)$  denotes 251 the read time of  $v_i$  for input data h.  $Nw(v_i)$  is used to 252 represent the write number of task  $v_i$  for different output data, 253 i.e.,  $Nw(v_i) = (nw_1(i), nw_2(i), ..., nw_n(i))$ , where  $nw_h(i)$ 254 denotes the write time of  $v_i$  for output data h. 255

If we treat a memory access operation as a node, we can redefine a DAG to obtain a memory access data flow graph (MDFG) defined as the following. 258

Definition 2: An MDFG is a node-weighted directed 259 graph by  $G' = (V_1, V_2, E, D, var, Nr, Nw, P, M)$ , where 260  $V_1 = \{v_1, v_2, \dots, v_{N_1}\}$  is a set of  $N_1$  task nodes, and 261  $V_2 = \{u_1, u_2, \dots, u_{N_2}\}$  is a set of  $N_2$  memory access 262

235

224

225

operation nodes.  $E \subseteq V \times V$  ( $V = V_1 \mid V_2$ ) is a set of 263 edges. An edge  $(\mu, \nu) \in E$  represents the dependency between 264 node  $\mu$  and node  $\nu$ , indicating that task or operation  $\mu$  has 265 to be executed before task or operation v. D is a set of 266 data. var :  $V_1 \times V_2 \times D \rightarrow \{\text{true, false}\}$  is a binary 267 function, where  $var(v_i, u_l, h)$  denotes whether the memory 268 access operation  $u_1 \in V_2$  is transmitting datum  $h \in D$  for task 269  $v_i \in V_1$ .  $Nr(v_i, h) = nr_h(i)$  is the read time of task  $v_i$  for his 270 input data h.  $Nw(v_i, h) = nw_h(i)$  is the write time of task  $v_i$ 271 for his output data h.  $P = \{core_1, core_2, \dots, core_n\}$  is a set 272 of cores, and  $M = \{M_1, M_2, \dots, M_{2n}\}$  is a set of on-chip 273 memories. The SRAM and NVM of each core  $core_i$  denoted 274 by  $M_{2i-1}$  and  $M_{2i}$ , respectively. 275

An example of MDFG from DAG is shown in Figure 2. 276 In the example, Figure 2(a) shows the DAG, there are 277 Ν = 4 tasks, i.e.,  $v_1, v_2, v_3, v_4$ . Figure 2(a) shows the 278 precedence constraints among the tasks. The data set is 279  $D = \{A, B, C, D, E, F, G, H\}$ , and Figure 2(b) shows the 280 input data and output data of each task. For example, task a 281 reads input data A and B before it is started, and writes 282 output data D after it is finished. If we treat a memory access 283 operation as a node, we can obtain an MDFG from the DAG 284 is shown in Figure 2(c), where we have  $N_1 = 4$  task nodes 285 and  $N_2 = 13$  memory access operation nodes. For example, 286 the node 1 is memory access operation node and represents 287 reading data A. 288

### 289 C. Problem Definition

Assume that we are given a multi-core systems with *n* cores, 290 where each core is integrated with a SPM which consists 291 of a SRAM and a NVM. The access time and energy con-292 sumption of each processor in accessing a unit data from 293 different memories are known in advance. The capacity of 294 each core's SRAM and NVM is also known in advance. 295 The energy optimization problem of data allocation and task 296 scheduling can be defined as follows: Given an DAG G =297 (V, E, D, in, out, Nr, Nw), we treat a memory access oper-298 ation as a node and reconstruct the DAG to obtain an MDFG 299  $G' = (V_1, V_2, E, D, var, Nr, Nw, P, M)$ . The objectives of 300 an energy optimization problem of data allocation and task 301 scheduling are to find (1) a data allocation Mem:  $D \longrightarrow M$ , 302 where  $Mem(h) \in M$  is the memory to store  $h \in D$ ; (2) a 303 task assignment A:  $V_1 \longrightarrow P$ , where  $C(v_i)$  is the core to 304 execute task  $v_i \in V_1$ , such that the total energy consumption 305 can be minimized, the write operations on NVM can be 306 reduced, and the scheduling length can be shortened. In this 307 problem, we assume each core can access SRAM and NVM 308 in its local SPM, every remote SPM, and off-chip DRAM 309 with different time and energy consumption. The time and 310 energy consumption of access to different memories is given 311 in Table I. The *objective function* of the target problem is 312 described as: 313

Objective 1: Energy consumption is minimized. For each available assignment of data, we obtain the number of local read operations  $N_{lr}$ , local write operations  $N_{lw}$ , remote read operations  $N_{rr}$ , and remote write operations  $N_{rw}$ ; the corresponding energy consumption is indicated as  $E_{lr}$ ,  $E_{lw}$ ,  $E_{rr}$ , and  $E_{rw}$ ; the energy consumption of each data can be formulated as follows. 320

$$E_h = N_{lr}(h) \times E_{lr} + N_{lw}(h) \times E_{lw}$$
<sup>321</sup>

$$+ N_{rr}(h) \times E_{rr} + N_{rw}(h) \times E_{rw}$$
 (1) 322

However, the above equation does not consider the case that  $_{323}$ data *h* is allocated in main memory. If one data *h* is allocated  $_{324}$ in main memory, we would use the following equation to  $_{325}$ compute the energy consumption:  $_{326}$ 

$$E_h = (total_r + total_w) \times E_{dm} \tag{2}$$

where  $total_r$  and  $total_{w}$  are the total number of read operations and write operations of data h, respectively.  $E_{dm}$  is the energy consumption when an access operation takes place in main memory.

Given the energy consumption of each task  $E_{vi}$ , the total energy consumption of a MDFG can be formulated as: 333

$$E_{total} = \sum_{vi \in V_1} E_{vi} + \sum_{h \in D} E_h \tag{3}$$

*Objective 2:* The number of write operations on NVM is minimized. For each NVM, the number of write operations can be formulated as:

$$N_{NVM}(i) = \sum_{M(h)=M_i, i=2k} (N_{lw}(h) + N_{rw}(h))$$
 (4) 330

The NVM of each core is denoted by  $M_{2k}$ , where *k* is the id of the corresponding cores. The total number of write operations on NVM is: 341

$$TN_{NVM} = \sum_{M_i, i=2k} (N_{NVM}(i)).$$
 (5) 342

343

#### IV. MOTIVATION EXAMPLE

In this section, we use an example to illustrate the 344 effectiveness of our proposed algorithms. The example of 345 MDFG application in Figure 2 is executed on a two-core 346 system. As shown in Figure 1, each core is equipped with 347 a hybrid local memory, composed of a SRAM and an 348 NVM. The access latency and energy consumption of the 349 target two-core system are shown in Table I. Based on the 350 dependency constraints in the MDFG shown in Figure 2, 351 two solutions of data allocation and tasks scheduling are 352 generated by two compared algorithms shown in Figure 3. 353

Figure 3(a) shows a schedule generated by parallel solu-354 tion [5]. Conventionally, the parallel solutions to attack the task 355 scheduling and data allocation problem would be to minimize 356 scheduling time by mapping tasks and allocating data using 357 shortest processing time policy. In this schedule, task  $v_1$  and  $v_3$ 358 are scheduled on  $core_1$ , task  $v_2$  and  $v_4$  are scheduled on  $core_2$ , 359 the data A, D, and H are allocated on NVM, and all other data 360 are allocated on SRAM. The completion time of this schedule 361 is 18, the total energy consumption is 77, and the number of 362 write operations on NVM is 3. However, this approach may 363 not produce a good result in terms of energy consumption. 364 Since reducing write operations on NVM is also one of the 365 objectives, we should explore a better trade-off approach to 366



Fig. 3. The data allocation and task schedule of the example (a) parallel solutions with energy consumption 77 and the number of writes on NVM 3 (b) the proposed solution with energy consumption 57 and the number writes on NVM 2.

minimize energy consumption and reduce the number of write
 operations on NVM.

Figure 3(b) shows an improved schedule, which considers 369 energy consumption and the number of write operations on 370 NVM. In this schedule, tasks  $v_1$  and  $v_3$  are scheduled on 371 *core*<sub>1</sub>, tasks  $v_2$  and  $v_4$  are scheduled on *core*<sub>2</sub>, the data A, C, 372 E, F, and G are allocated in NVM. The other data are allocated 373 in SRAM. The schedule length of the improved schedule 374 is 15, the total energy consumption is 57, and the number 375 376 of write operations on NVM is 1. Energy consumption is reduced by (77-57)/57 = 35.08% compared with the parallel 377 solution. From the above example, we can see that energy 378 consumption can be reduced by exploring data allocation and 379 task scheduling on CMP systems with hybrid SPMs. 380

### V. Algorithm

381

In this section, we first discuss the data allocation mechanism for single core embedded chip system. Then, we propose several methods for CMP to solve the energy optimization problem of data allocation and task scheduling based on hybrid SRAM+NVM local memory.

## 387 A. Data Allocation for Single Core Embedded Chip System

A single core embedded chip system is a special embedded 388 chip multiprocessor system. We only consider data allocation 389 for hybrid local memory when an MDFG is run in a single 390 core embedded chip system. This is because all tasks will 391 be assigned to the same core leading to a constant execution 392 time and energy consumption for task nodes. In this section, 393 we propose the data allocation for the single core (DASC) 394 algorithm as shown in Algorithm 1. For the hybrid SPM, there 395 are two disadvantages based on NVM: 1) the limited number 396 of write operations and asymmetric access speed and energy 397 consumption in read and write operations; and 2) errors in 398 storing information when updating operations of an NVM cell 399 is beyond the limited number of write operations. Therefore, 400 we use two thresholds  $Tr_w$  and  $max_w$  to prevent the NVMs 401 from wearing out.  $Tr_w$  restricts NVMs from storing data 402 whose write operations are more than  $Tr_w$ . In this paper, 403  $Tr_w$  is equal to the average number of write operations of 404 data in an application. The maximum write operations of a 405

Algorithm 1 Data Allocation for Single Core

**Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) a hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.

Output: Assign data into SRAM or NVM.

- 1: find all data with  $cw > Tr_w$ , put them in set L
- 2: while *L* is not full **do**
- 3: select a data with maximum writes on L
- 4: if SRAM have space to allocate the data then
- 5: allocate it in SRAM
- 6: **else**
- 7: allocate it in main memory
- 8: **end if**
- 9: Nflag(h) = 0
- 10: remove it from L
- 11: end while
- 12: for each un-allocated data do
- 13: compute the energy consumption ES(h) and EN(h)
- 14: **if** ES(h) > EN(h), NVM have space to allocate the data, the total write operations on NVM is less than  $max_w$  **then**
- 15: allocate the data in NVM, Nflag(h) = 1
- 16: **else**

17:

18:

20:

- if SRAM has space to allocate the data then allocate it in SRAM
- 19: else
  - allocate it in main memory
- 21: end if
- 22: end if
- 23: N f lag(h) = 0
- 24: end for

NVM is  $max_w$ . If the total number of write operations on a NVM exceeds  $max_w$ , data with write operations should not be allocated to the NVM. Data that will be allocated in NVM must satisfy the following properties. 409

Property 3: If data h can be allocated in NVM, then

$$cw(h) \le Tr_w$$
 411

410

412

417

where cw(h) is the total write operations of data h.

*Property 4:* Let the binary variable Nflag(h) denotes 413 whether allocated data h in NVM. The total number of write 414 operations on NVM must be less than  $max_w$ : 415

$$\sum_{h} (Nflag(h) \times cw(h)) \le max_{w}$$
<sup>410</sup>

where N f lag(h) = 1 means data h is allocated in NVM.

In the following, we will discuss the DASC algorithm about how to allocate data in memories to avoid the disadvantages of NVM and reduce total energy consumption for a single core embedded chip system. 420

In Algorithm 1, data are divided into two categories 422 according to the number of write operations and the 423 threshold  $Tr_w$ . If the total number of write operations of one 424 data is more than  $Tr_w$ , the data is the first type of categories 425

and is put in set L (Line 1). For the data in set L, if SRAM 426 has enough space to hold the data, the data is allocated in 427 the SRAM; otherwise, the data is allocated in main memory 428 (Lines 2-12). For the data not in set L, we first calculate the 429 energy consumption of each available assignment for data h430 and use minimum energy consumption  $\min(ES(h), EN(h))$ 431 as a measurement for deciding the memory to store the 432 data (Lines 13-14). If data h is allocated in SRAM, energy 433 consumption of data h on SRAM can be formulated as: 434

$$ES(h) = N_{lw}(h) \times es_{lw} + N_{lr} \times es_{lr}$$

where  $es_{lw}$  and  $es_{lr}$  are the energy consumption of each local write operation and each local read operation on SRAM, respectively. And, if the data is allocated in NVM, the energy consumption of data h can be obtained as

$$EN(h) = N_{lw}(h) \times en_{lw} + N_{lr} \times en_{lr}$$
(7)

where  $en_{lw}$  and  $en_{lr}$  are the energy consumption of each local write operation and each local read operation on NVM, respectively. In computing the energy consumption, ES(h) and EN(h), we only consider local memory access operations. This is because each data allocated in SPM only have local read operations and local write operations since the target system is a single core embedded chip system.

The algorithm also confirms whether the total number of 448 write operations on NVM exceed the  $max_w$ . For data to be 449 allocated in the NVM, the following three conditions must be 450 satisfied: 1) the total number of write operations on NVM 451 is less than  $max_w$ ; 2) NVM is not full; 3) the data with 452 ES(h) > EN(h) (Lines 15-17). If one of the above conditions 453 cannot be met, we will determine the free space of SRAM. 454 If SRAM has sufficient space to hold the data, the data is 455 allocated in SRAM (Lines 18-21). Otherwise, the data is 456 allocated in main memory (Lines 22-27). 457

The data allocation for a single core algorithm considers 458 two objectives. For the endurance of NVM, it is detrimental 459 to place data with too many writes on NVM; the algorithm 460 controls the maximum write operations on NVM. For energy 461 consumption, it places data into a memory with minimum 462 energy consumption among all available assignments. The 463 complexity of data allocation for a single core algorithm 464 is O(H), where H is the amount of data. 465

## 466 B. Chip Multiprocessors System

CMPs generally consist of multiple cores sharing an 467 off-chip main memory. In this subsection, the target archi-468 tecture is a CMP shown in Figure 1. For solving the energy 469 optimization problem of data allocation and task scheduling 470 incurred by applications execution on a CMP with N cores 471 (each of these cores is integrated with a hybrid SPM which 472 consists of a SARM and a NVM), we propose two algo-473 rithms, i.e., energy-aware data allocation (EDAC) algorithm 474 and balance data allocation with energy and writes (BDAEW) 475 algorithm. 476

In The EDAC algorithm as shown in Algorithm 2, we first call the parallel algorithm [5] to find an effective mapping for each task. The parallel algorithm in [5] is used to solve the task Algorithm 2 Energy-Aware Data Allocation

- **Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) an embedded chip multiprocessors with hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.
- **Output:** A data allocation and task scheduling with minimized energy.
- 1: call parallel algorithm to find an effective map for each task nodes
- 2: /\*data allocation\*/
- 3: for each data h do
- 4: for each processors  $p_i$  do
- 5: compute the number of read operations  $Nr(h, p_i)$ , and the number of write operations  $Nw(h, p_i)$
- 6: end for

(6)

7: choose the processor with maximum  $(Nr(h, p_i) + Nw(h, p_i))$  to assign the data into its corresponding hybrid local memory

8: end for

9: for each processor  $p_i$  do

10: call the Algorithm 1

11: end for

scheduling problem, where all requirements are met and the 480 scheduling length is minimized. After task mapping, we find 481 an allocation for data using task assignments. In the following, 482 we will discuss in detail how to assign data nodes in different 483 memories. Data allocation consists of two phases. The first 484 phase finds a proper core for the data so that remote memory 485 access operations can be reduced. Since data may be needed 486 by different tasks, more than one memory access operation 487 may be associated with the data. For data h, we first calculate 488 the number of memory access operations on each core  $core_i$ 489 as follows: 490

$$Nr(h, core_i) = \sum_{C(v_j) = core_i} (Nr(j, h)), \quad \forall e(h, v_j) \in G',$$

$$Nw(h, core_i) = \sum_{C(v_j) = core_i} (Nw(j, h)), \quad \forall e(v_j, h) \in G' \quad (8) \quad \text{492}$$

where  $C(v_i)$  is the core to execute the task  $v_i$ . 493 Then, we use maximum memory access operations 494  $\max(Nr(h, core_i) + Nw(h, core_i))$  as a measurement 495 to decide in which core's SPM to place the data (Lines 3-8). 496 In the second phase, we find data allocation according to the 497 first phase. For each core, we call the Algorithm 1 to decide 498 which memory is allocated data (Lines 9-11). 499

In the EADA algorithm, it takes O(|VE|) time to find a 500 better mapping for each task, where V represents the number 501 of tasks and E represents the number of edges between tasks. 502 To find a better data allocation, it takes O(|VHP|) determine 503 which processor to allocate data and takes O(H) to allocate 504 data to a determinate memory, where H is the number of 505 data and P is the number of cores. Therefore, if P is treated 506 as a constant, the time complex of the EADA algorithm is 507 O(|VE| + |VH| + |H|)508

Algorithm 2 has two objectives, minimizing energy 509 consumption and reducing write operations on NVM. 510 However, the two objectives may conflict: assigning data in 511 NVM can save energy consumption but may cause many 512 write operations on NVM. Therefore, we propose BDAEW 513 algorithm as shown in Algorithm 3 to balance the conflict of 514 minimizing energy consumption and reducing write operations 515 on NVM. Before the details of the algorithm are presented, 516 several theorems on our algorithms are built as follows. 517

Theorem 5: For all  $h \in in(v_i)$ , if and only if the data hand task  $v_i$  are allocated the same core, the binary variable  $Rflag(v_i, h) = 1$ . The total local read number for data h can be formulated as:

$$N_{lr}(h) = \sum_{v_i} (Rflag(v_i, h) \times Nr(v_i, h) \times in(v_i, h))$$

and the total remote read number for data h can be formulated as:

$$N_{rr}(h) = \sum_{v_i} ((1 - Rflag(v_i, h)) \times Nr(v_i, h) \times in(v_i, h))$$

where  $Nr(v_i, h)$  is the read number of data h for task  $v_i$  and 526 binary variable  $in(v_i, h) = 1$  denotes h is a input of task  $v_i$ . 527 *Proof:* For each task and data pair  $(v_i, h)$ , if task  $v_i$ 528 and data h are allocated the same core, the read operations 529 for pair  $(v_i, h)$  are local read operations. Otherwise, the read 530 operations for pair  $(v_i, h)$  are remote read operations. Thus, 531 for pair  $(v_i, h)$ , the local reads number is  $Rflag(v_i, h) \times$ 532  $Nr(v_i, h) \times in(v_i, h)$  and the remote reads number is 533  $(1 - Rflag(v_i, h)) \times Nr(v_i, h) \times in(v_i, h)$ . Furthermore, for 534 each data h, we can obtain the total number of local read 535 operations and remote read operations as Theorem 5. 536

Theorem 6: For all  $h \in out(v_i)$ , if and only if the data h and task  $v_i$  are allocated the same core, the binary variable  $Wflag(v_i, h) = 1$ . The total local write number for data h is:

$$N_{lw}(h) = \sum_{v_i} (Wflag(v_i, h) \times Nw(v_i, h) \times out(v_i, h))$$

and the total remote write number for data h is:

546

550

552

553

$$N_{rw}(h) = \sum_{v_i} ((1 - Wflag(v_i, h)) \times Nw(v_i, h) \times out(v_i, h))$$

where  $Nw(v_i, h)$  is the write number of data h for task  $v_i$ and binary variable  $out(v_i, h) = 1$  denotes h is a output of task  $v_i$ .

*Proof:* The proof is similar to the proof of Theorem 5.

Summing up all of these memory access operations for each data  $h \in D$ , we can obtain the total number of each type of memory access operations as follows:

- The total local read number  $N_{lr} = \sum_h N_{lr}(h)$
- The total remote read number  $N_{rr} = \sum_{h} N_{rr}(h)$ 
  - The total local write number  $N_{lw} = \sum_{h} N_{lw}(h)$
  - The total remote write number  $N_{rw} = \sum_{h} N_{rw}(h)$

Since data may be needed by different tasks, we should calculate the energy consumption of data for each available allocation. For each available allocation  $Mem(h) = M_i$ , given the energy consumption of each local read operation  $E_{lr}(M_i)$ , each remote read operation  $E_{rr}(M_i)$ , each local write operation  $E_{lw}(M_i)$ , and each remote write operation 559  $E_{rw}(M_i)$ , the energy consumption can be formulated as: 560

$$En(h, M_i) = N_{lr}(h) \times E_{lr}(M_i) + N_{rr}(h) \times E_{rr}(M_i)$$

$$+ N_{lm}(h) \times E_{lm}(M_i) + N_{rm}(h) \times E_{rm}(M_i)$$
567

Additionally, the really energy consumption of each data can 564 be formulated as follows: 565

$$E_h = \sum_{M_i} (En(h, M_i) \times flag(h, M_i)) \tag{10}$$
<sup>566</sup>

where  $flag(h, M_i)$  is a binary variable, denoting whether allocated data h is in  $M_i$ . If  $flag(h, M_i) = 1$  it means data h is allocated in  $M_i$ .

In algorithm BDAEW as shown in Algorithm 3, we first 570 use the parallel algorithm to find a better mapping for each 571 task. Then, we find better allocation for data to meet all 572 requirements and to minimize total energy consumption while 573 reducing the number of write operations on NVMs. Data 574 allocation consists of two phases. The first phase finds a 575 minimum energy consumption assignment for the data, and 576 the second phase allocates write operations on NVMs in such 577 a way as to balance write operations on NVMs and total energy 578 consumption. 579

In the first phase, we first calculate the energy consumption 580 of each available assignment for each data h. Then, we use 581  $\min\{En(h, M_i)\}$  as a measurement to decide which memory 582 is assigned data h. In other words, for each data h, we choose 583 a memory  $M_i$  with minimum energy consumption  $En(h, M_i)$ 584 among all available assignment of data h to hold the data 585 (Lines 3-8). In the second phase, for each processor, we 586 first determine if all data allocated in NVM meet the write 587 constraints. If there is data with  $cw(h) > Tr_w$  on NVM, 588 we reassign the data to SRAM (SRAM has enough space 589 to hold the data) or main memory (SRAM is full), where 590 cw(h) is the total write operations of data h, and is equal 591 to  $N_{lw}(h) + N_{rw}(h)$  (Lines 9-19). Then, we determine if the 592 total number of write operations on NVM meets the constraint 593  $T_{cw} < max_w$ . If the total number of write operations on NVM 594  $T_{cw} < max_w$ , we obtain a solution; otherwise, we reallo-595 cate some data; In reallocating data to satisfy the constraint 596  $T_{cw} < max_w$ , we use read-to-write ratio =  $\frac{cw(h)}{cw(h)+cr(h)}$ as 597 a measurement to select a data in NVM with the maximum 598 read-to-write ratio to be moved into SRAM or main memory, 599 where cr(h) is the total number of read operations of data h 600 (Lines 20-28). After adjustment of data allocation, the algo-601 rithm finds a new data allocation and reduces write operations 602 on NVM until the constraint  $T_{cw} < max_w$  is satisfied. 603

In the BDAEW algorithm, it takes O(|VE|) time to find a 604 better mapping for each tasks and takes O(|VMH|) to find 605 a original data mapping, where V represents the number of 606 tasks and E represents the number of edges between tasks, 607 H is the number of data, and M is the number of memories. 608 To reallocate data, it takes at most  $O(|\log_2(HM)|)$  to obtain 609 a better allocation where the maximum number of write 610 operations on NVM is controlled. Thus, the time complexity 611 of BDAEW algorithm is  $O(|VE| + |VH| + |\log_2 H|)$ . 612

# Algorithm 3 Balance Data Allocation With Energy and Write Operations

- **Input:** (1) An application MDFG G' = (V1, V2, E, D, var); (2) an embedded chip multiprocessors with hybrid SRAM and NVM local memory; (3) a write threshold  $Tr_w$  for NVM. (4) setting maximum write operations  $max_w$  on NVM for an application.
- **Output:** A data allocation and task scheduling with minimized energy.
- 1: call parallel algorithm to find an effective map for each task nodes
- 2: /\*data allocation\*/
- 3: for each data h do
- 4: for each memory  $M_i$  do
- 5: compute the energy consumption if the data is assigned in the memory  $En(h, M_i)$
- 6: end for
- 7: choose the memory with minimum  $En(h, M_i)$  to allocate the data, and marked  $flag(h, M_i) = 1$

8: end for

- 9: for each processor  $p_i$  do
- 10: while NVM  $M_{2i}$  exist data with  $cw > Tr_w$  do
- 11: select a data h with maximum writes cw(h) on  $M_{2i}$
- 12: let  $flag(h, M_{2i}) = 0$
- 13: **if** SRAM  $M_{2i-1}$  has enough space to hold the data **then**
- 14: reallocate the data h on  $M_{2i-1}$ ,  $flag(h, M_{2i-1}) = 1$ , 15: **else**
- 16: reallocate the data h on main memory
- 17: **end if**
- 18: end while
- 19: compute the total number of write operations  $T_{cw}$  on its NVM

```
20: while T_{cw} > max_w do
```

- 21: find a data in NVM with maximum  $ratio = \frac{cw}{cr+cw}$ , where cr is the number of read operations on NVM for this data
- 22: let  $flag(h, M_{2i}) = 0$
- 23: **if** SRAM  $M_{2i-1}$  is not full **then**

```
24: reallocate the data in M_{2i-1}, flag(h, M_{2i-1}) = 1
```

- 25: **else**
- 26: reallocate the data in main memory
- 27: end if
- 28: end while
- 29: end for

#### 613

## VI. EXPERIMENTAL RESULTS

614 A. Experiment Setup

In this section, we present experimental results to illustrate 615 the effectiveness of the proposed algorithms. We use the 616 following benchmarks from DSPstone [32], i.e., IIR, Allope, 617 Floyd, Elliptic, Volterra, and 8-lattic. These benchmarks 618 are frequently used in multicore systems research. We 619 compile each benchmark using GCC and obtain the task 620 graphs accompanied by the read/write data sets. There are 621 three notes. First, the source codes must be compiled with 622

TABLE II

PERFORMANCE PARAMETERS FOR THE TARGET MEMORY MODULES

Device	Parameter
CPU	Number of cores: 3, frequency:2.9GHz
SRAM	size: 1M, local read energy:0.226nJ
	local write energy: 0.226nJ, leakage power: 1.004nW
	local read latency:0.565ns, local write latency:0.565ns
	remote read energy: 0.441nJ, remote write energy: 0.475nJ
	remote read latency: 1.13ns, remote write latency: 1.275ns
PRAM	size: 526KB, read energy:0.319nJ
	write energy: 1.725nJ, leakage power: 0.125nW
	read latency:0.694ns, write latency:4.290ns
	remote read energy: 0.785nJ, remote write energy: 2.689nJ
	remote read latency: 1.695ns, remote write latency: 8.386ns
main	size:512MB, access energy:20.083nJ,
memory	access latency:21.04ns, leakage power:102.56W

profiling option on (-fprofile-generate). Then, the 623 compiled binary must be executed by feeding a data set 624 corresponding to the use case. Finally, the source code must 625 be compiled again with both profile-guided optimization and 626 ABSINTH enabled (-fprofile-use-fabsinth). The 627 pass absinth bbs traverses all RTL expressions within 628 each basic block. For each expression, pass\_absinth\_bbs 629 analyzes whether it is an instruction or not, and generates 630 one execute primitive per each instruction [11]. Then, the 631 task graphs and access sets are fed into our simulator. Our 632 simulator requires data to be processed by the extracted 633 graphs. To make the experiment more rigorous, we reuse the 634 same task graph but feed various data volume. The amount of 635 data needed in the graph is modeled as  $N_d = \alpha \times \sqrt{V} \times \sqrt{E}$ , 636 where V is the amount of tasks in the graph and E is 637 the number of edges in the MDFG. The  $\alpha$  is a tuning 638 parameter which is randomly selected from the Poisson 639 distribution where  $\lambda$  is picked from a uniform distribution in 640 the range [0,10]. As  $\alpha$  grows, the number of data increases 641 and the dependency between tasks associated with the data is 642 stronger. For each task node, the number of read/write access 643 of data is set randomly from a uniform distribution in the 644 range [0,20]. To thoroughly evaluate the proposed algorithms, 645 we conducted a rigorous simulation with different  $\alpha$  settings. 646

The experiments for benchmarks are conducted on an 647 architecture model which is defined in Section III. The target 648 architecture consists of three cores. Each core is equipped 649 with hybrid local memory units composed of a SRAM and a 650 PRAM. The configurations of the target architecture systems 651 are shown in Table II. We integrated all these parameters 652 into our in-house simulator to verify the effectiveness of 653 our proposed algorithms. All the simulations run on an 654 Intel<sup>®</sup> Core<sup>TM</sup>2 Duo Processor E7500 2.93GHz with a 2GB 655 main memory operated by Red Hat Linux 7.3. 656

We compared the performance of our proposed algorithms 657 to that of the parallel solution [5] and AGADA algorithm [18]. 658 AGADA algorithm is a recently published algorithm to mini-659 mize the total cost of data allocation on hybrid memories with 660 NVM. The parallel solution is a classical algorithm to solve 661 the task scheduling and data allocation problem. Therefore, the 662 AGADA algorithm and parallel solution are the most related 663 works and two excellent candidates for benchmarking. In this 664 paper, the AGADA algorithm has been evolved so that it is 665



Fig. 4. The energy consumption of benchmarks under different approaches when change  $\alpha$ . (a)iir, (b) allope, (c) floyd, (d) elliptic, (e) voltera, (f) 8\_lattice.

							$E_{m}-E_{min}$	$E = E \circ i$		$E_{n}-E_{n}$	$E = E \circ i$
Bench	node	edge	$\alpha$	para+hybrid	AGADA	EADA	$\frac{-p}{E_p}$ %	$\frac{\underline{E}_A}{\underline{E}_A}\%$	BDAEW	$\frac{-p}{E_p}$ %	$\frac{\underline{D}_A}{\underline{D}_A}$ %
iir			2	194	159	149	23.71%	6.20%	152	21.65%	4.40%
	0	-	4	350	286	231	34.0%	19.23%	251	28.28%	12.24%
	0		6	472	366	295	37.5%	19.39%	313	34.11%	14.48%
			8	661	509	389	41.14%	23.57%	417	36.92%	18.07%
			2	403	365	326	19.30%	8.40%	308	23.76%	15.62%
-11	15	17	4	757	664	580	23.38%	12.65%	545	28.01%	17.92%
allope	15	17	6	1203	1009	875	27.26%	13.28%	825	31.42%	18.59%
			8	2021	1553	1207	40.27%	22.27%	1105	45.32%	28.84%
			2	564	464	346	38.65%	25.43%	334	40.78%	28.01%
(]	1.0	20	4	965	771	563	41.65%	26.97%	541	43.93%	29.83%
noya	10		6	1351	1063	743	45.01%	30.13%	708	47.59%	33.40%
			8	1824	1360	950	47.89%	30.15%	915	49.80%	32.72%
		47	2	1005	793	494	50.84%	37.95%	491	51.14%	38.08%
allintia	24		4	1748	1449	882	49.54%	39.13%	824	52.86%	43.13%
emptic	34		6	2622	2356	1289	50.87%	45.28%	1178	55.07%	45.36%
			8	3539	3099	1764	50.95%	43.07%	1580	49.70%	49.15%
			2	682	579	497	27.12%	13.73%	498	26.97%	13.98%
relitore	27	34	4	1220	1007	859	29.59%	14.70%	861	29.42%	14.49%
voltera			6	1927	1632	1305	32.27%	20.03%	1219	36.74%	25.30%
			8	2794	2321	1827	34.72%	21.28%	1694	37.97%	27.01%
			2	1173	806	499	57.45%	38.08%	496	57.71%	38.46%
lattico	.42	50	4	1970	1412	871	55.78%	38.32%	803	59.23%	43.13%
lattice	44	39	6	3073	2205	1364	55.61%	38.14%	1175	62.57%	46.71%
			8	4425	3529	2125	51.66%	39.78%	1786	59.57%	46.35%
average		-		1543	1243	863	42.06%	29.57%	798	48.28%	35.80%

TABLE III The Number of Writes on PRAM

comparable to our model to consider the energy consumption 666 problem of task scheduling and data allocation. The parallel 667 solution is originally used in the system with (a) a pure SRAM 668 local memory, and (b) a hybrid local memory composed of a 669 SRAM and a PRAM. To make fair comparisons, we imple-670 mented all four algorithms, i.e., parallel solution, AGADA, 671 672 EADA, and BDAEW, in the same scheduling framework. By doing so, we ensured that the performance loss of the parallel 673 solution and AGADA algorithm is not due to different settings 674 of the implementations. The results for energy consumption 675 are shown in Figure 4. The results for the number of writes on 676

PRAM are shown in Table III. Last, the results for execution 677 time are shown in Figure 5.

## B. Results and Analysis

This section presents the experimental results to illustrate the effectiveness of our proposed algorithms. The results of total energy consumption are represented by the statistical comparison of different approaches when changing  $\alpha$ . As we can observe, with the increase of the data parameter  $\alpha$ , the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of all five approaches increase and the energy consumption of a specific constraints approaches increase and the energy constraints approaches increase and the energy constraints approaches increase and the energy constraints approaches approache



Fig. 5. The comparison of execution time under different approaches.  $\alpha = 2, max_w = 500.$ 

the gap in energy consumption among the five algorithms 686 become larger. For all benchmarks, the energy consumption 687 of EADA and BDAEW algorithms is less than that of 688 the parallel solution using a hybrid PRAM+SRAM local 689 memory. Additionally, the energy consumption of the parallel 690 solution using a pure SRAM is the maximum of the five 691 different approaches. Compared with parallel+SRAM, the 692 EADA and BDAEW can reduce energy consumption by 693 47.52% and 36.65%, respectively on average. The EADA and 694 BDAEW algorithms also can reduce energy consumption by 695 29.08% and 25.47% on average compared with the parallel 696 solution using a hybrid local memory, respectively. Therefore, 697 algorithms EADA and BDAEW save energy better than the 698 parallel solution. From Figure 4, we also observe that the 699 energy consumption of EADA and BDAEW algorithms is less 700 than that of AGADA algorithm in most cases. On average, 701 the EADA and BDAEW algorithms can reduce energy 702 consumption by 23.05% and 19.41%, respectively. Although 703 the energy consumption of AGADA algorithm is less than 704 that of EADA and BDAEW algorithms in several cases, the 705 AGADA algorithm does not consider data-dependency, which 706 will result in overhead write operations. 707

The number of write operations on PRAM has a large effect on the PRAM's lifetime. In this paper, we use the following formulation to compute the number of write operations on PRAM:

$$N_{PRAM} = \sum_{h} (N_l w(h) + N_r w(h)) \times N f lag(h) \quad (11)$$

Although the parallel solution is used as a baseline tech-713 nique to evaluate the PRAM's write operations on NVM 714 of our proposed algorithms, our proposed algorithm is not 715 comparable with the parallel solution using a pure SRAM. 716 This is because there are no write operations on PRAM in 717 parallel+SRAM. The results for write operations on PRAM 718 are shown in Table III, which is the statistical comparison 719 of all four algorithms for all benchmarks based on the tar-720 get architectural model. In Table III, the eighth and ninth 721 columns show the ratio of the reduction of write operations 722 on PRAM by EADA compared with the parallel+hybrid and 723 AGADA algorithm. The eleventh and twelfth columns show 724 the reduction ratio of write operations on PRAM by BDAEW 725 compared with the parallel+hybrid and AGADA algorithm. 726 From the table, we can observe that our algorithm EADA 727

and BDAEW can achieve better write operation reduction 728 than the parallel solution and AGADA algorithm. Compared 729 with parallel+hybrid, EADA and BDAEW can reduce the 730 number of write operations on PRAM by 42.06% and 48.28%, 731 respectively on average. Compared with AGADA, EADA 732 and BDAEW can reduce the number of write operations on 733 PRAM by 29.57% and 35.80%, respectively on average. The 734 lifetime improvement ratio of PRAM can be estimated by 735  $\left(\frac{M/W'-M/W}{M/W}\right)$  [25], where *M* stands for the maximum write 736 operations of PRAM, W is the number of write operations 737 on PRAM when using parallel solutions, and W' stands 738 for the number of write operations on PRAM when using 739 our proposed technique. Approximately, 28.82% and 29.93% 740 reduction on the number of write operations is equivalent to 741 a 144.03% and 155.76% increase on the lifetime on PRAM. 742 It means that our proposed techniques can prolong the lifetime 743 of PRAM to 12 years if the PRAM's original lifetime is 744 5 years. 745

However, NVM introduces longer latency. For example, 746 when  $\alpha = 2$ , the statistical comparisons of execution time 747 under different approaches are shown in Figure 5. From 748 the figure, we can see that the scheduling length of EADA 749 and BDAEW algorithms are longer than the parallel solution 750 using pure SRAMs, but shorter than AGADA and parallel 751 solution using hybrid SPMs. However, as we can see from the 752 results, the negative impact on applications' execution time 753 is not significant. This is because we can use PRAM with 754 write buffers and write operations are relatively insensitive 755 to memory in hierarchies that are far from the CPU [31]. 756 As shown in Figure 5, EADA and BDAEW algorithms can 757 reduce the execution time of benchmarks by 15.54% and 758 21.49% compared with parallel solutions using hybrid SPMs, 759 respectively on average. Compared with AGADA algorithm, 760 EADA and BDAEW algorithms can reduce the execution time 761 of benchmarks by 5.83% and 12.44%, respectively on average. 762

In order to further illustrate the effectiveness of the pro-763 posed algorithm, we compared the scheduling length and 764 overhead energy consumption of the five approaches using 765 different benchmarks. The overhead energy consumption is 766 a result of the scheduling cost, the cost of computing all 767 data- dependencies, and other logistic costs. The results of 768 scheduling length and overhead energy consumption are shown 769 in Figures 6 and 7, respectively. From the two figures, we 770 can observe that the scheduling time and overhead energy 771 consumption of the parallel solution are less than that of the 772 other four algorithms, and that of the EADA and BDAEW 773 algorithms are less than AGADA algorithm in most cases. 774 However, as the data-dependency grows, the gap between 775 the AGADA algorithm and the proposed algorithm decreases. 776 When the data-dependency application is represented by a 777 large MDFG, the scheduling time and overhead energy con-778 sumption of AGADA algorithm is less than the proposed 779 algorithms. This is because the time complexity of AGADA 780 is O(G \* P \* H), where G and P represent the maximum 781 number of iterations and the population size of the genetic 782 algorithm, respectively. In more detail, the scheduling time 783 and overhead energy consumption of the proposed algorithms 784



Fig. 6. The comparison of scheduling time under different approaches.  $\alpha = 2, max_w = 500.$ 



The comparison of overhead energy consumption under different Fig. 7. approaches.  $\alpha = 2$ ,  $max_w = 500$ .

are not simply dependent on the number of data but depends 785 on the product of data-dependency, the amount of data, and the 786 amount of memories, while that of AGADA increases linearly 787 with the growth of data. When the data-dependency and size 788 of applications grow to a certain size that is greater than 789 G \* P, the scheduling time and overhead energy consumption 790 of AGADA are less than that of the proposed algorithm. For 791 example, if the population size is set as 100 and maximum 792 generation is set as 1000, the scheduling time and overhead 793 energy consumption of AGADA will be less than that of 794 the proposed algorithm, when the number of tasks and data 795 increase to 50 and 350, respectively. However, even in this 796 case, the net execution time and the net energy consumption of 797 the proposed algorithm are still less than the AGADA. Hence, 798 the benefits we gain by the proposed technique outweigh the 799 extra overheads. 800

In summary, for CMP with hybrid SPMs composed of 801 a SRAM and NVM, the EADA and BDAEW algorithms 802 can obtain a well-planned assignment such that the total 803 energy consumption is minimized with little degradation 804 in performance and endurance of PRAM. The EADA and 805 BDAEW algorithms are also evaluated with experimental 806 results showing that the EADA and BDAEW algorithms 807 can obtain a better solution in energy consumption and the 808 number of write operations on PRAM than parallel solutions 809 and the AGADA algorithm. 810

VII. CONCLUSION AND FUTURE WORK 811

Hybrid local memory is an effective approach to reduce 812 energy consumption and memory access latency for 813

multi-core systems. In this paper, we propose two novel 814 heuristic algorithms, EADA and BDAEW. Based on the 815 hybrid SRAM+NVM SPM architecture, data are allocated 816 efficiently and tasks are scheduled reasonably, such that 817 the total energy consumption is minimized with little 818 degradation in performance and endurance caused by NVM. 819 In experimental studies, we employed hybrid SRAM+PRAM 820 SPM for multi-core systems to execute various applications. 821 The results show that both the EADA and BDAEW algorithms 822 achieve noticeable average reduction rates of total energy 823 consumption compared with parallel solutions and AGADA 824 algorithm. Both the EADA and BDAEW algorithms can 825 reduce the number of write operations on NVM. This means 826 that the lifetime of NVM can be extended when EADA and 827 BDAEW are used in the hybrid SPM architecture. 828

The proposed algorithms can be extensible to heterogeneous 829 cores. To achieve this, the cost of memory operations in each 830 memory must be redefined and the method of computing 831 energy consumption changed. A modern high-performance 832 computing system normally consists of heterogeneous 833 computing and communication resources, i.e., heterogeneous 834 processors, heterogeneous memories, and heterogeneous com-835 munication interconnections. In heterogeneous processors, the 836 same type of operations can be processed by different proces-837 sors with various execution times and energy consumption. 838 This makes the task scheduling and data allocation problem 839 more complicated. Although the proposed algorithm can be 840 extensible for heterogeneous cores, the performance and effec-841 tiveness need more precise investigations. Therefore, we will 842 study the task and data allocation problem for heterogeneous 843 processors with hybrid on-chip memory in the future research 844 work. 845

#### REFERENCES

- [1] K. Bai and A. Shrivastava, "Heap data management for limited 847 local memory (LLM) multi-core processors," in Proc. IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synthesis (CODES+ISSS), 849 Oct. 2010, pp. 317-325.
- [2] R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, 'Scratchpad memory: Design alternative for cache on-chip memory in embedded systems," in Proc. 10th Int. Symp. Hardw./Softw. Codesign, 2002, pp. 73–78
- [3] M. Banikazemi, D. Poff, and B. Abali, "PAM: A novel performance/power aware meta-scheduler for multi-core systems," in Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal., 2008, pp. 1-12.
- [4] A. Beloglazov, J. Abawajy, and R. Buyya, "Energy-aware resource allocation heuristics for efficient management of data centers for cloud computing," Future Generat. Comput. Syst., vol. 28, no. 5, pp. 755-768, 2012.
- [5] C. Boyd, "Data-parallel computing," Queue, vol. 6, no. 2, pp. 30-39, 2008
- [6] Y.-T. Chen et al., "Dynamically reconfigurable hybrid cache: An energyefficient last-level cache design," in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2012, pp. 45-50.
- [7] G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: A hybrid pram and dram main memory system," in Proc. 46th ACM/IEEE Design Autom. Conf. (DAC), Jul. 2009, pp. 664-669.
- [8] J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H. Sha, "Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 6, pp. 1094-1102, Jun. 2012.
- [9] J. Hu, Q. Zhuge, C. J. Xue, W.-C. Tseng, and E. H.-M. Sha, "Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors," ACM Trans. Embedded Comput. Syst., vol. 13, no. 4, p. 79, 2014.

846

848

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

- [10] M. Kandemir and A. Choudhary, "Compiler-directed scratch pad 879 memory hierarchy design and management," in Proc. 39th Annu. Design 880 Autom. Conf., 2002, pp. 628-633. 881
- [11] J. Kreku and K. Tiensyrjä, and G. Vanmeerbeeck, "Automatic work-882 883 load generation for system-level exploration based on modified GCC compiler," in Proc. Conf. Design, Autom. Test Eur., 2010, pp. 369-374. 884
- [12] K. Li, X. Tang, B. Veeravalli, and K. Li, "Scheduling precedence 885 constrained stochastic tasks on heterogeneous cluster systems," IEEE 886 Trans. Comput., vol. 64, no. 1, pp. 191-204, Jan. 2015. 887
- 888 [13] S. Matsuno, M. Tawada, M. Yanagisawa, S. Kimura, N. Togawa, and T. Sugibayashi, "Energy evaluation for two-level on-chip cache with 889 non-volatile memory on mobile processors," in Proc. IEEE 10th Int. 890 Conf. ASIC (ASICON), 2013, pp. 1-4. 891
- [14] S. Mittal and J. S. Vetter, "AYUSH: A technique for extending lifetime 892 of SRAM-NVM hybrid caches," IEEE Comput. Archit. Lett., vol. 14, 893 no. 2, pp. 115-118, Dec. 2014. 894
- [15] J. C. Mogul, E. Argollo, M. A. Shah, and P. Faraboschi, "Operating 895 system support for NVM+ dram hybrid main memory," in Proc. HotOS, 896 2009. 897
- A. M. H. Monazzah, H. Farbeh, S. G. Miremadi, M. Fazeli, and 898 [16] H. Asadi, "FTSPM: A fault-tolerant scratchpad memory," in Proc. 899 IEEE/IFIP Int. Conf. Dependable Syst. Netw., Jun. 2013, pp. 1-10. 900
- 901 [17] C. D. Nicholson, W. J. Westerinen, C. Ergan, M. R. Fortin, and M. Iyigun, "Reliability of diskless network-bootable computers using 902 non-volatile memory cache," U.S. Patent 7036040, Apr. 25, 2006. 903
- [18] M. Qiu et al., "Data allocation for hybrid memory with genetic algo-904 rithm," IEEE Trans. Emerg. Topics Comput., vol. 3, no. 4, pp. 544-555, 905 906 Dec. 2015.
- [19] V. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory 907 optimization and task scheduling for MPSOC architectures," in Proc. Int. 908 Conf. Compil., Archit. Synthesis Embedded Syst., 2006, pp. 401-410. 909
- [20] H. Takase, H. Tomiyama, and H. Takada, "Partitioning and allocation 910 of scratch-pad memory for priority-based preemptive multi-task sys-911 tems," in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2010, 912 pp. 1124-1129. 913
- [21] S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory 914 allocation for scratch-pad based embedded systems," in Proc. Int. Conf. 915 Compil., Archit. Synthesis Embedded Syst., 2003, pp. 276-286. 916
- S. Udavakumaran, A. Dominguez, and R. Barua, "Dynamic allocation [22] 917 for scratch-pad memory using compile-time decisions," ACM Trans. 918 Embedded Comput. Syst., vol. 5, no. 2, pp. 472-511, May 2006. 919
- [23] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, 920 A. Davis, and N. P. Jouppi, "Rethinking dram design and organization 921 for energy-constrained multi-cores," ACM SIGARCH Comput. Archit. 922 News, vol. 38, no. 3, pp. 175-186, 2010. 923
- [24] W. Wang, P. Mishra, and S. Ranka, "Dynamic cache reconfiguration and 924 partitioning for energy optimization in real-time multi-core systems," in 925 Proc. 48th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2011, 926 pp. 948-953. 927
- [25] Y. Wang, J. Du, J. Hu, Q. Zhuge, and E. H. M. Sha, "Loop scheduling 928 optimization for chip-multiprocessors with non-volatile main memory,' 929 in Proc. IEEE Int. Conf. Acoust., Speech Signal Process. (ICASSP), 930 Mar. 2012, pp. 1553–1556. 931
- [26] Y. Wang, K. Li, H. Chen, L. He, and K. Li, "Energy-aware data 932 allocation and task scheduling on heterogeneous multiprocessor systems 933 with time constraints," IEEE Trans. Emerg. Topics Comput., vol. 2, no. 2, 934 pp. 134-148, Feb. 2014. 935
- [27] Z. Wang, Z. Gu, and Z. Shao, "WCET-aware energy-efficient data 936 allocation on scratchpad memory for real-time embedded systems," 937 IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 11, 938 pp. 2700-2704, Nov. 2015. 939
- [28] J. Xing, A. Serb, A. Khiat, R. Berdan, H. Xu, and T. Prodromakis, "An 940 FPGA-based instrument for en-masse RRAM characterization with ns 941 pulsing resolution," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 63, 942 no. 6, pp. 818-826, Jun. 2016. 943
- [29] Y. Yi, W. Han, X. Zhao, A. T. Erdogan, and T. Arslan, "An ILP formu-944 lation for task mapping and scheduling on multi-core architectures," in 945 Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), 2009, pp. 33-38. 946
- L. Zhang, K. Li, Y. Xu, J. Mei, F. Zhang, and K. Li, "Maximizing 947 [30] reliability with energy conservation for parallel task scheduling in 948 a heterogeneous cluster," Inf. Sci. Int. J., vol. 319, pp. 113-131, 949 Oct. 2015. 950

- [31] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient 951 main memory using phase change memory technology," ACM SIGARCH 952 Comput. Archit. News, vol. 37, pp. 14-23, Jun. 2009. 953
- V. Zivojnovic, J. M. Velarde, C. Schlager, and H. Meyr, "DSPSTONE: [32] A DSP-oriented benchmarking methodology," in Proc. Int. Conf. Signal Process. Appl. Technol., 1994, pp. 715-720.



Yan Wang received the B.S. degree in information 957 management and information technology from 958 Shenyang Aerospace University in 2010 and the 959 Ph.D. degree from the College of Information Sci-960 ence and Engineering, Hunan University, Changsha, 961 China, in 2016. Her research interests include mod-962 eling and scheduling in parallel and distributed com-963 puting systems, and high performance computing. 964



Kenli Li received the M.S. degree in mathematics 965 from Central South University, China, in 2000, and 966 the Ph.D. degree in computer science from the 967 Huazhong University of Science and Technology, 968 China, in 2003. He was a Visiting Scholar with the 969 University of Illinois at Urbana-Champaign from 970 2004 to 2005. He is currently the Deputy Dean of 971 the School of Information Science and Technology, 972 Hunan University, and also the Deputy Director 973 of the National Supercomputing Center, Changsha. 974 He has authored over 160 papers in international 975

conferences and journals, such as the IEEE TC, the IEEE-TPDS, JPDC, ICPP, and CCGrid. His major research includes parallel computing, grid and cloud 977 computing, and DNA computing. He is an outstanding member of CCF.



Jun Zhang received the bachelor's and master's 979 degrees in computer science from Hunan Univer-980 sity, Changsha, China. He is currently pursuing 981 the Ph.D. degree with the Department of Electrical 982 and Computer Engineering, New York University. 983 His research interests include computer architecture. 984 FPGA, real time embedded systems, and machine 985 learning. 986



Keqin Li (F'-) is currently a SUNY Distinguished Professor of Computer Science. He has authored 988 over 480 journal articles, book chapters, and refereed 989 conference papers. His current research interests 990 include parallel computing and high-performance 991 computing, distributed computing, energy-efficient 992 computing and communication, heterogeneous com-993 puting systems, cloud computing, big data comput-994 ing, CPU-GPU hybrid and cooperative computing, 995 multicore computing, storage and file systems, 996 wireless communication networks, sensor networks, 997

peer-to-peer file sharing systems, mobile computing, service computing, 998 Internet of Things, and cyber-physical systems. He has received several 999 best paper awards. He is currently or has served on the editorial boards 1000 of the IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1001 the IEEE TRANSACTIONS ON COMPUTERS, the IEEE TRANSACTIONS ON 1002 CLOUD COMPUTING, the IEEE TRANSACTIONS ON SERVICES COMPUTING, 1003 and the IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING. 1004

AO:2

954

955

956

976

## **AUTHOR QUERIES**

## AUTHOR PLEASE ANSWER ALL QUERIES

PLEASE NOTE: We cannot accept new source files as corrections for your paper. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.

- AQ:1 = Please provide the postal codes for "Guangzhou University, National Supercomputing Center in Changsha, and New York University."
- AQ:2 = Please provide the page range for ref. [15].
- AQ:3 = Please provide the missing IEEE membership year for the author "Keqin Li."